Link Dedicated Instruction List - Mitsubishi Electric Melsec QJ71LP21 Reference Manual

6 PROGRAMMING

6.3 Link Dedicated Instruction List

Link dedicated instruction list
Name
Instruction
SEND Send data
RECV Receive data
Read word
READ
device from
SREAD
other station
Write word
WRITE
device to
SWRITE
other station
6 - 9
The following table outlines the instructions that can be used for the MELSECNET/H.
For details of the format and program examples of each instruction, refer to the
applicable section listed in the Reference section column.
Description
SEND : Writes data to the target station (network module)
having the target network number.
RECV : Reads data sent with SEND to the CPU device.
1
CPU Network module
Channel 1
Channel 2
SEND Channel 3
Channel 4
Channel 5
Channel 6
Channel 7
Channel 8
Reads the CPU device data (16-bit units) from the target
station having the target network number.
CPU Network module
Channel 1
READ Channel 2
Channel 3
Channel 4
Channel 5
Word device
2594 Channel 6
Channel 7
Channel 8
Writes data (16-bit units) to the CPU device of the target
station having the target network number.
(SWRITE can turn on the device of the target station.)
Network module
CPU
Channel 1
Channel 2
Channel 3
Channel 4
WRITE
Channel 5
Channel 6
Channel 7
Channel 8
1: Cannot be used if the executing station or target station is a safety CPU.
2: Writing to a safety CPU is not allowed from other stations.
3: Can access a PC interface board with the SEND/RECV functions.
• MELSECNET/H interface board
• MELSECNET/10 interface board
• CC-Link IE Controller Network interface board
• CC-Link IE Field Network interface board
1
Network module CPU
Logical channel 1 (channel 1)
Logical channel 2 (channel 2)
Logical channel 3 (channel 3)
RECV
Logical channel 4 (channel 4)
Logical channel 5 (channel 5)
Logical channel 6 (channel 6)
Logical channel 7 (channel 7)
Logical channel 8 (channel 8)
Network module CPU
Word device
2594
2
Network module
CPU
Word device
361
MELSEC-Q
Target station
• QCPU
• RCPU
• LCPU
• QnACPU
• PC interface board 3
Section 7.4.5 (1)
• QCPU
• RCPU
• QCPU
• RCPU
• LCPU
Section 7.4.5 (2)
• QnACPU
• Safety CPU
• QCPU
• RCPU
Section 7.4.5 (2)
• LCPU
• QnACPU
Reference
section
6 - 9