Mitsubishi Electric Melsec Q Series User Manual page 107

Ethernet interface module
Hide thumbs Also See for Melsec Q Series:
Table of Contents

Advertisement

4 WHEN THE Q/LCPU ACCESSES THE PROGRAMMABLE CONTROLLER
OF ANOTHER STATION USING THE DATA LINK INSTRUCTION
Sequence scan
Send command
Sending side
programmable
Send completion device
(Device specified with (D))
controller CPU
Send completion device
((D)+1 device )
Completion status
((S1)+1 device)
Ethernet
module
Ethernet
module
Sequence scan
RECV instruction execution
request flag (*1)
Receiving side
programmable
Receive completion device
(Device specified with (D2))
controller CPU
Receive completion device
((D2)+1 device)
Completion status
((S)+1 device)
4 - 16
(b) When abnormal completion
1) SEND instruction
SEND
0
END
0
Data
sending
Send error
2) RECV instruction
0
END
0
0
1 The RECV instruction execution request flag for Channel 3 used at the receiving
side Q/QnACPU is as listed below.
For an Ethernet module: Bit 2 of the RECV instruction execution request area
For an N/W module: SBA2 of the link special relay
END
0
?
Channel 1
Data
Data
sending
sending
Resend (when designated for twice)
Channel 3
Arrival time over
RECV
END
0
?
(address: 205) in the buffer memory
MELSEC-Q/L
END
0
END
0
END
1 scan
Error code
END
0
END
0
END
1 scan
Error code
4 - 16

Advertisement

Table of Contents
loading

Table of Contents