Fig. 2.20 Watchdog Timer Reset Block Diagram - Fujitsu MB89140 Series Hardware Manual

Table of Contents

Advertisement

WATCHDOG TIMER
RESET
WTE3 to WTE0
CS
Time-base timer
Watch prescaler
Address: 0009
WDTE
H
HARDWARE CONFIGURATION
2.6 WATCHDOG TIMER RESET
Either of a signal output from the time-base timer for counting with the
main clock or a signal output from the watch prescaler for counting with
the subclock can be selected as a clock. It is possible to select whether or
not a watchdog time-out detect signal is output (only when power-on reset
available option selected).
Block Diagram
CLR
Selector
2-bit counter
WDOS
WDGF

Fig. 2.20 Watchdog Timer Reset Block Diagram

Registers
The watchdog timer reset has watchdog timer control register (WDTE).
Address: 0009
H
Description of Register
The detail of the watchdog timer control register (WDTE) is described below.
Watchdog timer control register (WDTE)
Bit 7
CS
Address: 0009
H
(R/W)
2-36
Start
Reset control
OF
Watchdog
output control
8 bit
R/W Watchdog timer control register
WDTE
Bit 6
Bit 5
Bit 4
Bit 3
WDOS WDGF
WTE3
(R/W)
(R/W)
(W)
Only for power-on
RST
WDG
Bit 2
Bit 1
Bit 0
WTE2
WTE1
WTE0
(W)
(W)
(W)
Initial value
000-XXXX
B

Advertisement

Table of Contents
loading

Table of Contents