Table of Contents
Advertisement
The VXI Bus Registers are defined as follows:
q
Id Register: A read of this 16 bit register provides information about the device's
configuration. Its value is always CFFF16 as defined in the following table.
Bit
Contents
q
Logical Address Register: A write to this register changes the device's logical
address according to the VXI Bus Dynamic Configuration protocol. Its format is
defined in the following table.
Bit
Contents
q
Device Type Register: A read of this register provides information about the
device's configuration. Its format is defined in the following table.
Bit
Contents
q
Status Register: A read of this register provides information about the device's
status as defined in the following table.
Bit
Contents
Bit
Contents
Done
A24 Active: A one (1) in this field indicates that the A24 registers can be
accessed. It reflects the state of the Control register's A24 Enable bit.
MODID*: A one (1) in this field indicates that the device is not selected
via the P2 MODID line. A zero (0) indicates that the device is selected by
a high state on the P2 MODID line.
Unused: A read of these bits will always return zero (0).
Block Ready: A one (1) indicates that there is a block of data available to
be read from the Send Data registers. A zero (0) indicates that less than a
full block is available.
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
15-14
11
(Register Based Device)
(1MB of A24)
15
14
13-12
A24
MODID*
Unused
Active
7
6
5
Err*
Unused
13-12
00
(A16/A24)
15-8
No effect
15-12
0011
(202
11
10
Block
Data
Ready
Ready
4
3
2
HW
Ready
Passed
OK
HP E1433A User's Guide
Register Definitions
11-0
111111111111
(HP's ID)
7-0
Logical
Address
11-0
Model Code
for HP E1433A)
$
9
8
ST
Loaded
Done
1
0
Q Resp
Cmd
Ready
Ready
A-5
Advertisement
Table of Contents
