Table of Contents
Advertisement
l1
0
245 MH
z
PLL
P1
·'I
I
U23
U24
U2S
TP2
I
1
0
245 MHz
I
I
PI
14
I
~49 ~
·
y
I
PHAS
E
I
I
10 245
MH
Z
VCO TV
1
~~--~------------------------------------------------------------------------------~
9
I
COMP
SY
NTH 10 MHZ
I
7
I
;1-8
C
I
:
(
I
91-9
B
SVNTH 100Hz
---
-
ADRS
BUS
AD·A 15
DATA
BUS
00·07
NMI
R F 8U S EN
I ,
Jg
f..
F BUS EN2
I
)58
RF
ADR
S
BUS 0-3
I
)'37-~4
5
s'-
I
9
I
RESET
/
BUS
PIA
RF
DATA
BU
S 0-3
1
L---!-------------------------------------___:~-=::--7:::-::-:--___:_-<
5o
.
55
-s?
L---!-~-----------------------------------___:A
::.;:F~
A
~D7
R S
~
BU
: ;:S:..:;
0
:..:; -3:----+-<''
3.
15, 17 19
7
o' -
I
'
~(
I
IRQ
VMA
L _ _J__.!-l ___
~-----------------------------_____:_A. : . : . . F . . . . : : D: . : . . : . A. : . . : : T A:...!
B
: : . : : U : : : : .
S
~ 0-~
3
,-<
29-36
l___..
ADRS
I
8 7/
B 8
I
E
90
I
RIW
I
I
!
I
~
I
I
DVM
/
FREQ
I
CNTR
PIA
I
I
I
U2
I
I
3
'-
I
DVM TO
AI
D
I
I
Ut
-
END
START
END
ST ART
r-:--
TPl
I
7-30
I
I
ABS
L..::
VALUE
~
~~-
DECODE
US
-----
U29
A/0
1--
t
-----
l
I
I
J
CONTROL
LATCHES
U6.
7
SIGN BIT
IE
X
TFREOCTA
I
~--TYP
4
_ _ _ _ _ _ _ _ _ _ _ _ _ U1
7-19
I!
61/
63 · ,
/"
I
EX
T FREO CTR
I
c
TR
1-~10-1
c
SELECT
N
AC
CUMULATOR
I
DVM
/
NTR
I
I
Sw
U9
3
CONTROL
,
BUFFER
59
'-
OFFSET FREO
·1~
r-
.._ ___
- J , _
6
'5/'-
1
1FIBFOFREO
I
GATETIMEI-J._~----'U15-17
I
'/ T
GEN
I
I
:
UB. U14
OVERFLOW
=J
I.', ..
'~~~~SY~N~T~H~I~K~Hz~-------~--------+-~1
_ _ _ _ _ _ _
--J
.;-
1
FREO CNfR
I
L__ _ _ _ _ -
-
- - - - - - - - - - - - - - - - - ...------_____,
I
27
'-
I
SYNTH 500 KHz.
2
~
.(
I
SYNTH 50 KHz
7
'- 1
SYNTH 5KHz
ZERO
BEAT
DET
U32
U20-22
I
I
I
I
I
I
I
I
I
BEAT !NO
I ,
21
Figure 13-1
.
Processor
1/0
A7
Block Diagram
13-3,13-4
Advertisement
Chapters
Table of Contents
