Diagram B08A, Isp1564Hl (Ic 7P00) - Philips 32PFL7403D/10 Service Manual

Chassis q528.2e lb. me8+
Hide thumbs Also See for 32PFL7403D/10:
Table of Contents

Advertisement

EN 148
9.
Q528.2E LB
9.5.9

Diagram B08A, ISP1564HL (IC 7P00)

Block Diagram
99
PME#
CLK
7
10, 12 to 15, 20 to 22,
32
AD[31:0]
26 to 31, 33, 34,
50 to 54, 56, 57,
59, 62, 63, 65 to 70
C/BE[3:0]#
23, 35, 48, 60
REQ#
9
GNT#
8
IDSEL
24
INTA#
4
FRAME#
36
DEVSEL#
39
IRDY#
37
CLKRUN#
42
PAR
47
PERR#
44
SERR#
45
TRDY#
38
STOP#
41
RST#
5
11, 25, 40,
V
CC(IO)
55, 71
16
V
CC(REG)
18, 43, 58
REG(1V8)
74
XTAL1
75
XTAL2
Pin Configuration
Circuit Descriptions, Abbreviation List, and IC Data Sheets
PCI CORE
PCI MASTER
PCI SLAVE
CONFIGURATION SPACE
CONFIGURATION FUNCTION 0
CONFIGURATION FUNCTION 2
CORE
RESET_N
POR
VOLTAGE
V
CC
REGULATOR
CORE
V
CC(I/O)
DETECT
XOSC
PLL
86, 93
V
CCA(AUX)
GNDA
1
AUX(1V8)
2
V
3
CC(AUX)
INTA#
4
RST#
5
SYS_TUNE
6
CLK
7
GNT#
8
REQ#
9
AD[31]
10
V
11
CC(IO)
AD[30]
12
AD[29]
13
AD[28]
14
AD[27]
15
V
16
CC(REG)
GNDA
17
REG(1V8)
18
GND
19
AD[26]
20
AD[25]
21
AD[24]
22
C/BE[3]#
23
IDSEL
24
V
25
CC(IO)
Figure 9-15 Internal block diagram and pin configuration
SCL
SDA
96
GLOBAL CONTROL
ISP1564
OHCI
(FUNCTION 0)
RAM
PORT ROUTER
ATX1
ORIGINAL
Hi-SPEED
USB ATX
USB ATX
78
79
83
85
OC1_N PWE1_N DM1
DP1
OC2_N PWE2_N DM2
ISP1564HL
97
77, 98, 100
VOLTAGE
REGULATOR
(V
)
aux
V
core
aux(1V8)
EHCI
(FUNCTION 2)
RAM
1, 17, 46,
61, 72, 82,
84, 89, 91
ATX2
ORIGINAL
Hi-SPEED
19, 32, 49,
USB ATX
USB ATX
64, 76, 94, 95
87
88
90
92
DP2
75
XTAL2
74
XTAL1
73
AUX(1V8)
72
GNDA
71
V
CC(IO)
70
AD[0]
69
AD[1]
68
AD[2]
67
AD[3]
66
AD[4]
65
AD[5]
64
GND
63
AD[6]
62
AD[7]
61
GNDA
60
C/BE[0]#
59
AD[8]
58
REG(1V8)
57
AD[9]
56
AD[10]
55
V
CC(IO)
54
AD[11]
53
AD[12]
52
AD[13]
51
AD[14]
V
CC(IO)AUX
3
V
CC(AUX)
2, 73
AUX(1V8)
81
RREF
80
GND
_RREF
GNDA
GND
6
SYS_TUNE
H_17650_073.eps
150108

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents