Table of Contents
Advertisement
RTC-72421/72423
2. C
register (control register D)
D
(1) HOLD bit (D
)
0
Use the HOLD bit when accessing the S
18.
H
O
L
D
b
t i
0
1
When the HOLD bit is 1, any incrementation in the count is held within the RTC. The held incrementation is
automatically compensated for when the HOLD bit becomes 0. (Second and subsequent incrementations are ignored.)
Therefore, if the HOLD bit is at 1 for two or more seconds in succession, the time will be slightly slow (delay). Make sure
that any access to the S
The status of the BUSY bit remains as set while the HOLD bit is at 1. If the HOLD bit is not cleared temporarily to 0, the
BUSY bit will not indicate any change within the RTC of the BUSY status. Therefore, when checking the status of the
BUSY bit, write 0 to the HOLD bit each time the BUSY bit is read, to update the status of the BUSY bit.
If the CS
pin goes low while the HOLD bit is 1, the HOLD bit is automatically cleared to 0.
1
There is no need to use the HOLD bit when accessing the control registers (C
(2) BUSY bit (D
)
1
The BUSY bit indicates whether or not the digits from the seconds digit onward are being incremented, and is used
when accessing the S
There is no need to check the BUSY bit when accessing the control registers (C
B
U
S
Y
b
t i
S
g i
n
f i
c i
0
1
1
B
The status of the BUSY bit remains as set while the HOLD bit is at 1. If the HOLD bit is not cleared temporarily to 0, the
BUSY bit will not indicate any change within the RTC of the BUSY status. Therefore, when checking the status of the
BUSY bit, write 0 to the HOLD bit each time the BUSY bit is read, to update the status of the BUSY bit.
The BUSY bit is a read-only bit, so any attempt to write 1 or 0 to it is ignored.
(3) IRQ FLAG bit (D
)
2
The IRQ FLAG bit is an internal status bit that corresponds to the status of the STD.P pin output, to indicate whether or
not an interrupt request has been issued to the CPU. When the STD.P pin output is low, the IRQ FLAG bit is 1; when
the STD.P pin output is open-circuit, the IRQ FLAG bit is 0.
When writing data to the CD register, keep the IRQ FLAG bit at 1, except when deliberately writing 0 to it. Writing 0 to
the IRQ FLAG bit cancels its status if it had become 1 at that instant or just before.
i. Interrupt processing (interrupt status monitor function)
Since the IRQ FLAG bit indicates that an interrupt request has been generated to the CPU, it is in synchronizations
with the status of the STD.P pin output. In other words, the status of the STD.P pin output can be monitored by
monitoring the IRQ FLAG bit.
In fixed-period pulse output mode, the relationship between the IRQ FLAG bit and the STD.P pin output is as
follows:
O
p
e
n
The timing of the IRQ FLAG bit and the STD.P pin output in fixed-period pulse output mode is as follows:
The output levels of the STD.P pin are low (down) and open circuit (up).
ii. STD.P pin output reset function
The STD.P pin output can be reset after an interrupt is generated by writing 0 to the IRQ FLAG bit.
The relationships of this operation are shown below. Note that writing 1 to this bit is possible, but it has no effect.
and W registers. For details, see "Read/write of S
1
T
h
e
B
U
S
Y
T
h
e
B
U
S
Y
s
a t
u t
s
c
a
n
b
e
to W registers is completed within one second, then clear the HOLD bit to 0.
1
to W registers. For details, see "Read/write of S
1
a
n
c
e
f o
h t
e
B
U
S
Y
b
t i
C
A
c c
e
s s
e
n
a
b
e l
d
A
c c
e
s s
d
s i
a
b
e l
d
U
S
Y
s i
a
w l
a
s y
1
H
S
T
D
P .
p
n i
o
u
p t
t u
L
o
w
f (
r o
o
p
e
n
d -
a r
n i
o
u
p t
u
) t
F
u
n
t c
o i
n
H
O
L
b
t i
s i
a
w l
a
s y
1
(
h t
e
B
U
S
Y
c
h
e
k c
e
. d
W
h
e
n
h t
e
H
O
L
w
i r
e t
a
e r
e
n
a
o
n
d
t i
o i
n
H
O
L
D
=
1
T
h
e
c
o
u
t n
h
a
s
O
L
D
=
0
T
Page-12
1
D
b
t i
s
a t
u t
s
c
a
n
n
t o
b
e
c
h
e
k c
e
D
b
t i
s i
1
a
n
d
h t
e
B
U
S
Y
b
b
e l
. d
, C
, and C
).
D
E
F
to W registers" on page 18.
1
, C
, and C
).
D
E
F
R
e
m
a
k r
s
T
h
e
R
T
C
s i
n
t o
c
o
u
t n
n i
b
e
e
n
n i
c
e r
m
e
n
e t
d
n i
h t
e
h
e
c
o
u
t n
c
a
n
n
t o
b
e
c
h
e
k c
R I
Q
F
L
A
G
b
t i
1
0
to W registers" on page
d
. )
t i
s i
, 0
e r
a
d
a
n
d
g
µ
R
T
C
1 (
9
0
s
m
a
x
) .
e
d
Advertisement
Table of Contents
