Functional Description; Features; Table 4-1. Mvme6100 Features Summary - Motorola MVME6100 Installation And User Manual

Functional Description

4
This chapter describes the MVME6100 on a block diagram level.

Features

The following table lists the features of the MVME6100.

Table 4-1. MVME6100 Features Summary

Feature
Processor
L3 Cache
Flash
System Memory
Memory Controller
PCI Host Bridge
Dual 10/100/1000 Ethernet
Interrupt Controller
PCI Interface
2
I C Interface
NVRAM
Real-Time Clock
Watchdog Timer
On-board Peripheral
Support
PCI/PMC
Description
– Single 1.267 GHz MPC7457 processor
– Bus clock frequency at 133 MHz
– 36-bit address, 64-bit data buses
– Integrated L1 and L2 cache
– Bus clock frequency at 211 MHz (when supported by processor)
– Up to 2MB using DDR SRAM
– Two banks (A & B) of soldered Intel StrataFlash devices
– 8 to 64MB supported on each bank
– Boot bank is switch selectable between banks
– Bank A has combination of software and hardware write-protect
scheme
– Bank B top 1MB block can be write-protected through
software/hardware write-protect control
– Two banks on board for up to 1Gb using 256Mb or 512Mb devices
– Bus clock frequency at 133 MHz
– Provided by Marvell MV64360 system controller
– 32KB provided by MK48T37 with SnapHat battery backup
– Dual 10/100/1000 Ethernet ports routed to front panel RJ-45
connectors, one optionally routed to P2 backplane
– Two asynchronous serial ports provided by an ST16C554D; one
serial port is routed to a front panel RJ-45 connector and the
second serial port is routed to an on-board header (J29, as factory
default build configuration).
– Two 32/64-bit PMC slots with front-panel I/O plus P2 rear I/O as
specified by IEEE P1386
– 33/66 MHz PCI or 66/100 MHz PCI-X
MVME6100 Installation and Use (V6100A/IH2)
4
35