Philips DVR7100/75 Service Manual page 31

Hdd recorder
Hide thumbs Also See for DVR7100/75:
Table of Contents

Advertisement

5
RN48
RN48
22
22
DDR_DQ2
MB_DDR_DQ2
8
1
DDR_DQS0
MB_DDR_DQS0
7
2
DDR_DQ1
6
3
MB_DDR_DQ1
DDR_DQ0
MB_DDR_DQ0
5
4
RN50
RN50
22
22
DDR_DQ11
MB_DDR_DQ11
8
1
DDR_DQ10
MB_DDR_DQ10
7
2
DDR_DQS1
MB_DDR_DQS1
6
3
5
4
2
DDR_ADDR[12:0]
RN52
RN52
22
22
DDR_DQS3
MB_DDR_DQS3
8
1
DDR_DQ25
MB_DDR_DQ25
7
2
2
DDR_BA1
DDR_DQ24
MB_DDR_DQ24
6
3
2
DDR_BA0
DDR_DQ19
5
4
MB_DDR_DQ19
2
DDR_CKE
D
2
DDR_CS0b
RN54
RN54
22
22
2
DDR_RASb
DDR_DQ40
MB_DDR_DQ40
8
1
2
DDR_CASb
DDR_DQ35
MB_DDR_DQ35
7
2
2
DDR_WEb
DDR_DQ34
MB_DDR_DQ34
6
3
DDR_DQS4
MB_DDR_DQS4
5
4
2
DDR_CK1
RN56
RN56
22
22
2
DDR_CK1b
DDR_DQS6
MB_DDR_DQS6
8
1
2
DDR_CK0
7
2
2
DDR_CK0b
DDR_DQ49
MB_DDR_DQ49
6
3
DDR_DQ48
MB_DDR_DQ48
5
4
DDR_DQ[63:0]
2
RN58
RN58
22
22
DDR_DQ59
MB_DDR_DQ59
8
1
DDR_DQ58
MB_DDR_DQ58
7
2
DDR_DQM0 2
DDR_DQS7
MB_DDR_DQS7
6
3
DDR_DQM1 2
DDR_DQ57
5
4
MB_DDR_DQ57
DDR_DQM2 2
DDR_DQM3 2
RN60
RN60
22
22
DDR_DQM4 2
DDR_DQ7
8
1
MB_DDR_DQ7
DDR_DQM5 2
DDR_DQ12
MB_DDR_DQ12
7
2
DDR_DQM6 2
DDR_DQ13
MB_DDR_DQ13
6
3
DDR_DQM7 2
5
4
RN62
RN62
22
22
DDR_DQS0
2
DDR_DQ20
MB_DDR_DQ20
8
1
DDR_DQS1
2
DDR_DQ21
MB_DDR_DQ21
7
2
DDR_DQS2
2
DDR_DQM2
MB_DDR_DQM2
6
3
DDR_DQS3
2
DDR_DQ22
MB_DDR_DQ22
5
4
DDR_DQS4
2
DDR_DQS5
2
RN64
RN64
22
22
DDR_DQS6
2
DDR_DQ30
MB_DDR_DQ30
8
1
DDR_DQS7
2
DDR_DQ31
7
2
MB_DDR_DQ31
6
3
5
4
RN66
RN66
22
22
C
8
1
7
2
DDR_DQ36
MB_DDR_DQ36
6
3
DDR_DQ37
MB_DDR_DQ37
5
4
RN68
RN68
22
22
DDR_DQ45
MB_DDR_DQ45
8
1
DDR_DQM5
MB_DDR_DQM5
7
2
DDR_DQ46
MB_DDR_DQ46
6
3
DDR_DQ47
MB_DDR_DQ47
5
4
RN70
RN70
22
22
8
1
DDR_DQ54
7
2
MB_DDR_DQ54
DDR_DQ55
MB_DDR_DQ55
6
3
DDR_DQ60
MB_DDR_DQ60
5
4
DDR_VTT
DDR_CK1
R23
R23
62
62
DDR_VTT
DDR_CK1b
R24
R24
62
62
DDR_CK0
R25
R25
62
62
DDR_CK0b
R26
R26
62
62
RN72
RN72
62
62
DDR_CKE
8
1
DDR_ADDR12
7
2
DDR_ADDR9
6
3
DDR_ADDR7
5
4
RN73
RN73
62
62
DDR_ADDR5
8
1
B
DDR_ADDR3
7
2
DDR_ADDR1
6
3
DDR_ADDR10
5
4
RN74
RN74
62
62
DDR_BA0
8
1
DDR_CS0b
7
2
DDR_WEb
6
3
5
4
62
62
RN75
RN75
DDR_ADDR11
1
8
DDR_ADDR8
2
7
DDR_ADDR6
3
6
DDR_ADDR4
4
5
62
62
RN76
RN76
DDR_ADDR2
1
8
DDR_ADDR0
2
7
DDR_BA1
3
6
DDR_RASb
4
5
DDR_CASb
R27
R27
62
62
DDR routing rules:
------------------------------
1) DQ/DQM skew within bytelane (DQ[7:0], DQ[15:8], DQ[23:16],
DQ[31:24]) should be +/-100 mil w.r.t DQS
2) DQS delay for a particular bytelane shall be +/-250 mil w.r.t clk
3) DQS skew across all bytelanes should be less than 250 mil
A
4) Address & cntrl shall be +/-500 mil w.r.t clk
5) Place 22 ohm resisters on this page near DDR SDRAM.
6) Place 51 ohm resisters for Addr/Cntrl signals at the end of the
line near the DDR SDRAM
7) Place DDR_VREF resistor dividers near BCM7038
8) Trace impedances need to be 60 ohms +/- 10% (54-66 ohms)
9) Route VREF with 30-mil trace and 1 high quality ceramic
bypass capacitor for each connection to a device.
5
4
RN49
RN49
22
22
DDR_DQ9
MB_DDR_DQ9
8
1
DDR_DQ8
MB_DDR_DQ8
7
2
6
3
DDR_DQ3
MB_DDR_DQ3
5
4
RN51
RN51
22
22
DDR_DQ18
MB_DDR_DQ18
8
1
DDR_DQS2
MB_DDR_DQS2
7
2
DDR_DQ17
MB_DDR_DQ17
6
3
DDR_DQ16
MB_DDR_DQ16
5
4
RN53
RN53
22
22
8
1
7
2
DDR_DQ27
MB_DDR_DQ27
6
3
DDR_DQ26
5
4
MB_DDR_DQ26
RN55
RN55
22
22
DDR_DQ33
MB_DDR_DQ33
8
1
DDR_DQ32
MB_DDR_DQ32
7
2
6
3
5
4
RN57
RN57
22
22
DDR_DQ43
MB_DDR_DQ43
8
1
DDR_DQ42
MB_DDR_DQ42
7
2
DDR_DQS5
MB_DDR_DQS5
6
3
DDR_DQ41
MB_DDR_DQ41
5
4
RN59
RN59
22
22
DDR_DQ56
MB_DDR_DQ56
8
1
DDR_DQ51
MB_DDR_DQ51
7
2
DDR_DQ50
MB_DDR_DQ50
6
3
5
4
RN61
RN61
22
22
DDR_ADDR[12:0]
DDR_DQ4
8
1
MB_DDR_DQ4
DDR_DQ5
MB_DDR_DQ5
7
2
DDR_DQM0
MB_DDR_DQM0
6
3
DDR_DQ6
MB_DDR_DQ6
D2.6V_BCM7038
5
4
RN63
RN63
22
22
8
1
DDR_DQM1
MB_DDR_DQM1
7
2
DDR_DQ14
MB_DDR_DQ14
R22
R22
6
3
DDR_DQ15
MB_DDR_DQ15
5
4
2.7K (DNI)
2.7K (DNI)
RN65
RN65
22
22
DDR_DQ23
MB_DDR_DQ23
8
1
DDR_DQ28
7
2
MB_DDR_DQ28
DDR_DQ29
MB_DDR_DQ29
6
3
DDR_DQM3
MB_DDR_DQM3
5
4
RN67
RN67
22
22
DDR_DQM4
8
1
MB_DDR_DQM4
DDR_DQ38
MB_DDR_DQ38
7
2
DDR_DQ39
MB_DDR_DQ39
6
3
DDR_DQ44
MB_DDR_DQ44
5
4
RN69
RN69
22
22
DDR_DQ52
MB_DDR_DQ52
8
1
DDR_DQ53
MB_DDR_DQ53
7
2
6
3
DDR_DQM6
MB_DDR_DQM6
5
4
RN71
RN71
22
22
DDR_DQ61
MB_DDR_DQ61
8
1
DDR_DQM7
7
2
MB_DDR_DQM7
DDR_DQ62
MB_DDR_DQ62
6
3
DDR_DQ63
MB_DDR_DQ63
5
4
C69
C69
0.01uF
0.01uF
C70
C70
0.01uF
0.01uF
C71
C71
DDR_ADDR[12:0]
0.01uF
0.01uF
C72
C72
0.01uF
0.01uF
C73
C73
0.01uF
0.01uF
DDR_CKE
VTP1
VTP1
DDR_ADDR12
VTP2
VTP2
DDR_ADDR9
VTP3
VTP3
DDR_ADDR7
VTP4
VTP4
DDR_ADDR5
VTP5
VTP5
DDR_ADDR3
VTP6
VTP6
DDR_ADDR1
VTP7
VTP7
DDR_ADDR10
VTP8
VTP8
DDR_BA0
VTP9
VTP9
DDR_WEb
VTP10
VTP10
DDR_CS0b
VTP11
VTP11
DDR_ADDR11
VTP12
VTP12
DDR_ADDR8
VTP13
VTP13
DDR_ADDR6
VTP14
VTP14
DDR_ADDR4
VTP15
VTP15
DDR_ADDR2
VTP16
VTP16
DDR_ADDR0
VTP17
VTP17
DDR_BA1
VTP18
VTP18
DDR_RASb
VTP19
VTP19
DDR_CASb
VTP20
VTP20
4
3
D2.6V_BCM7038
EC2
EC2
220uF,10V,LESR
220uF,10V,LESR
C40
C40
0.1uF
0.1uF
DDR_VREF1
C44
C44
C43
C43
0.01uF
0.01uF
10uF/10V
10uF/10V
C46
C46
0.047uF
0.047uF
C51
C51
C50
C50
2700pF
2700pF
D2.6V_BCM7038
0.1uF
0.1uF
C54
C54
470pF
470pF
U3
U3
MT46V16M16TG-5B
MT46V16M16TG-5B
TSOP66
TSOP66
DDR_ADDR12
42
49
DDR_VREF1
A12
VREF
DDR_ADDR11
41
A11
DDR_ADDR10
28
A10/AP
DDR_ADDR9
40
A9
DDR_ADDR8
MB_DDR_DQ16
39
65
A8
DQ15
DDR_ADDR7
38
63
MB_DDR_DQ17
A7
DQ14
DDR_ADDR6
MB_DDR_DQ18
37
62
A6
DQ13
DDR_ADDR5
MB_DDR_DQ19
36
60
A5
DQ12
DDR_ADDR4
MB_DDR_DQ23
35
59
A4
DQ11
DDR_ADDR3
MB_DDR_DQ22
32
57
A3
DQ10
DDR_ADDR2
31
56
MB_DDR_DQ21
A2
DQ9
DDR_ADDR1
256Mbit
256Mbit
MB_DDR_DQ20
30
54
A1
DQ8
DDR_ADDR0
MB_DDR_DQ31
29
13
A0
DDR
DDR
DQ7
11
MB_DDR_DQ30
DQ6
DDR_BA1
MB_DDR_DQ29
27
SDRAM
SDRAM
10
BA1
DQ5
DDR_BA0
MB_DDR_DQ28
26
8
BA0
DQ4
16Mx16
16Mx16
MB_DDR_DQ24
7
DQ3
MB_DDR_DQ25
5
DQ2
DDR_CK0
45
4
MB_DDR_DQ26
CLK
DQ1
DDR_CK0b
MB_DDR_DQ27
46
2
CLK
DQ0
DDR_CKE
MB_DDR_DQS2
44
51
CKE
UDQS
16
MB_DDR_DQS3
LDQS
DDR_CS0b
MB_DDR_DQM2
24
47
CS
(IN) UDM
20
MB_DDR_DQM3
(IN) LDM
DDR_RASb
23
RAS
DDR_CASb
22
CAS
DDR_WEb
21
WE
EC4
EC4
220uF,10V,LESR
220uF,10V,LESR
C56
C56
0.1uF
0.1uF
DDR_VREF1
C58
C58
0.01uF
0.01uF
C60
C60
0.047uF
0.047uF
C65
C65
C64
C64
2700pF
2700pF
D2.6V_BCM7038
0.1uF
0.1uF
C68
C68
470pF
470pF
U5
U5
MT46V16M16TG-5B
MT46V16M16TG-5B
TSOP66
TSOP66
DDR_ADDR12
DDR_VREF1
42
49
A12
VREF
DDR_ADDR11
41
A11
DDR_ADDR10
28
A10/AP
DDR_ADDR9
40
A9
DDR_ADDR8
MB_DDR_DQ0
39
65
A8
DQ15
DDR_ADDR7
MB_DDR_DQ1
38
63
A7
DQ14
DDR_ADDR6
MB_DDR_DQ2
37
62
A6
DQ13
DDR_ADDR5
36
60
MB_DDR_DQ3
A5
DQ12
DDR_ADDR4
MB_DDR_DQ7
35
59
A4
DQ11
DDR_ADDR3
MB_DDR_DQ6
32
57
A3
DQ10
DDR_ADDR2
MB_DDR_DQ5
31
56
A2
DQ9
DDR_ADDR1
MB_DDR_DQ4
30
256Mbit
256Mbit
54
A1
DQ8
DDR_ADDR0
MB_DDR_DQ15
29
13
A0
DDR
DDR
DQ7
MB_DDR_DQ14
11
DQ6
DDR_BA1
MB_DDR_DQ13
27
SDRAM
SDRAM
10
BA1
DQ5
DDR_BA0
26
8
MB_DDR_DQ12
BA0
DQ4
16Mx16
16Mx16
MB_DDR_DQ8
7
DQ3
MB_DDR_DQ9
5
DQ2
DDR_CK0
MB_DDR_DQ10
45
4
CLK
DQ1
DDR_CK0b
MB_DDR_DQ11
46
2
CLK
DQ0
DDR_CKE
MB_DDR_DQS0
44
51
CKE
UDQS
MB_DDR_DQS1
16
LDQS
DDR_CS0b
24
47
MB_DDR_DQM0
CS
(IN) UDM
MB_DDR_DQM1
20
(IN) LDM
DDR_RASb
23
RAS
DDR_CASb
22
CAS
DDR_WEb
21
WE
3
2
D2.6V_BCM7038
EC1
EC1
220uF,10V,LESR
220uF,10V,LESR
C39
C39
0.1uF
0.1uF
C42
C42
C41
C41
0.01uF
0.01uF
10uF/10V
10uF/10V
C45
C45
0.047uF
0.047uF
C52
C52
C47
C47
2700pF
2700pF
D2.6V_BCM7038
470pF
470pF
C53
C53
470pF
470pF
U2
U2
MT46V16M16TG-5B
MT46V16M16TG-5B
TSOP66
TSOP66
DDR_ADDR12
42
49
A12
VREF
DDR_ADDR11
41
A11
DDR_ADDR10
28
A10/AP
DDR_ADDR9
40
A9
DDR_ADDR8
39
65
A8
DQ15
DDR_ADDR7
38
63
A7
DQ14
DDR_ADDR6
37
62
A6
DQ13
DDR_ADDR5
36
60
A5
DQ12
DDR_ADDR4
35
59
A4
DQ11
DDR_ADDR3
32
57
A3
DQ10
DDR_ADDR2
31
56
A2
DQ9
DDR_ADDR1
30
256Mbit
256Mbit
54
A1
DQ8
DDR_ADDR0
29
13
A0
DDR
DDR
DQ7
11
DQ6
DDR_BA1
27
10
SDRAM
SDRAM
BA1
DQ5
DDR_BA0
26
8
BA0
16Mx16
16Mx16
DQ4
7
DQ3
5
DQ2
DDR_CK1
45
4
CLK
DQ1
DDR_CK1b
46
2
CLK
DQ0
DDR_CKE
44
51
CKE
UDQS
16
LDQS
DDR_CS0b
24
47
CS
(IN) UDM
20
(IN) LDM
DDR_RASb
23
RAS
DDR_CASb
22
CAS
DDR_WEb
21
WE
EC3
EC3
220uF,10V,LESR
220uF,10V,LESR
C55
C55
0.1uF
0.1uF
C57
C57
0.01uF
0.01uF
C59
C59
0.047uF
0.047uF
C66
C66
C61
C61
2700pF
2700pF
D2.6V_BCM7038
470pF
470pF
C67
C67
470pF
470pF
U4
U4
MT46V16M16TG-5B
MT46V16M16TG-5B
TSOP66
TSOP66
DDR_ADDR12
42
49
A12
VREF
DDR_ADDR11
41
A11
DDR_ADDR10
28
A10/AP
DDR_ADDR9
40
A9
DDR_ADDR8
39
65
A8
DQ15
DDR_ADDR7
38
63
A7
DQ14
DDR_ADDR6
37
62
A6
DQ13
DDR_ADDR5
36
60
A5
DQ12
DDR_ADDR4
35
59
A4
DQ11
DDR_ADDR3
32
57
A3
DQ10
DDR_ADDR2
31
56
A2
DQ9
DDR_ADDR1
256Mbit
256Mbit
30
54
A1
DQ8
DDR_ADDR0
29
13
A0
DDR
DDR
DQ7
11
DQ6
DDR_BA1
27
SDRAM
SDRAM
10
BA1
DQ5
DDR_BA0
26
8
BA0
DQ4
16Mx16
16Mx16
7
DQ3
5
DQ2
DDR_CK1
45
4
CLK
DQ1
DDR_CK1b
46
2
CLK
DQ0
DDR_CKE
44
51
CKE
UDQS
16
LDQS
DDR_CS0b
24
47
CS
(IN) UDM
20
(IN) LDM
DDR_RASb
23
RAS
DDR_CASb
22
CAS
DDR_WEb
21
WE
ZINWELL CORPORATION [ Hsinchu ] R&D II
ZINWELL CORPORATION [ Hsinchu ] R&D II
ZINWELL CORPORATION [ Hsinchu ] R&D II
2, Wen-Hua Road, Hsinchu Industrial Park,Hsinchu 303, Taiwan
2, Wen-Hua Road, Hsinchu Industrial Park,Hsinchu 303, Taiwan
2, Wen-Hua Road, Hsinchu Industrial Park,Hsinchu 303, Taiwan
TEL:886-3-597-9050 # 559
TEL:886-3-597-9050 # 559
TEL:886-3-597-9050 # 559
Title
Title
Title
Philips_PVR
Philips_PVR
Philips_PVR
Size
Size
Size
Document Number
Document Number
Document Number
C
C
C
DDR-SDRAM
DDR-SDRAM
DDR-SDRAM
Date:
Date:
Date:
Monday, April 16, 2007
Monday, April 16, 2007
Monday, April 16, 2007
2
1
DDR_VREF1
C48
C48
C49
C49
0.1uF
0.1uF
470pF
470pF
D
DDR_VREF1
MB_DDR_DQ48
MB_DDR_DQ49
MB_DDR_DQ50
MB_DDR_DQ51
MB_DDR_DQ55
MB_DDR_DQ54
MB_DDR_DQ53
MB_DDR_DQ52
MB_DDR_DQ63
MB_DDR_DQ62
MB_DDR_DQ61
MB_DDR_DQ60
MB_DDR_DQ56
MB_DDR_DQ57
MB_DDR_DQ58
MB_DDR_DQ59
MB_DDR_DQS6
MB_DDR_DQS7
MB_DDR_DQM6
MB_DDR_DQM7
C
DDR_VREF1
C62
C62
C63
C63
0.1uF
0.1uF
470pF
470pF
DDR_VREF1
MB_DDR_DQ32
MB_DDR_DQ33
MB_DDR_DQ34
MB_DDR_DQ35
MB_DDR_DQ39
B
MB_DDR_DQ38
MB_DDR_DQ37
MB_DDR_DQ36
MB_DDR_DQ47
MB_DDR_DQ46
MB_DDR_DQ45
MB_DDR_DQ44
MB_DDR_DQ40
MB_DDR_DQ41
MB_DDR_DQ42
MB_DDR_DQ43
MB_DDR_DQS4
MB_DDR_DQS5
MB_DDR_DQM4
MB_DDR_DQM5
03
A
Rev
Rev
Rev
1.1
1.1
1.1
Sheet
Sheet
Sheet
3
3
3
of
of
of
19
19
19
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dvr5100/75

Table of Contents