Table of Contents
Advertisement
RCD-W7V
6-20. IC PIN FUNCTION DESCRIPTION
• IC401 HD6417034AF DVD SYSTEM CONTROL (BD BOARD (4/5))
Pin No.
Pin Name
1
DAV_DATA6
2
DSP_INT
3
VSS
4 to 11
HD0 to 7
12
VSS
13,14
HD8,9
15
VSS
16 to 21
HD10 to 15
22
VSS
23 to 30
HA0 to 7
31
VSS
32 to 39
HA8 to 15
40
VCC
41,42
HA16, 17
43
VCC
44 to 47
HA18 to 21
48
/ROM_CS
49
/CASH
50
/IOCSI
51
/CASL
52
VSS
53
V_MUTE
54
/RAS
55
REC_SIO_EN
56
/MICOM_WAIT
57
/WR
58
E_SOUT
59
/RD
60
DSP_SENSE
61
VSS
62
E_SIN
63
E_CLK
64
/MPEG_WR
65
M_REQ
66
FPGA_AS
67
/STROBE
68
SENS
69
MPEG_INT
70
VCC
71
CK
72
VSS
73
X1
74
X0
75
VCC
76
PWR_FAIL_IN
77
VCC
78
/WDTOVF
79
/RES
48
I/O
I
MPEG data (bit 6) input
I
Interrupt signal input from DSP
—
Ground
I/O
Data input/output to SRAM
—
Ground
I/O
Data input/output to SRAM
—
Power supply (+3.3V)
I/O
Data input/output to SRAM
—
Ground
O
Address bus to SRAM
—
Ground
O
Address bus to SRAM
—
Ground
O
Address bus to SRAM
—
Power supply (+3.3V)
O
Address bus to SRAM
O
Chip enable signal output to ROM
O
CAS for higher byte output to DRAM
I
Chip enable signal input from CPLD
O
CAS for lower byte output to DRAM
—
Ground
O
Video mute signal output
O
RAS signal output to DRAM
O
SIO enable output to CDP
I
MICOM wait signal input
O
Data write signal output
I
Serial data input
O
Data read signal output
I
SENSE signal input to DSP
—
Ground
O
Serial data output
O
Clock signal output
O
MPEG host I/F read/write signal output
O
Serial data request output to FLD
O
FPGA address strobe signal output
I
Flash download I/F signal
I
SENS signal input to DSP
I
Interrupt signal input from MPEG
—
Power supply (+3.3V)
O
Not used
—
Ground
I
External crystal terminal (20MHz)
O
External crystal terminal (20MHz)
—
Power supply (+3.3V)
I
Power fail signal input
—
Power supply (+3.3V)
O
Watch dog timer over flow output (Not used)
I
Reset signal input
Description
Advertisement
Table of Contents
