8.6 Usage Notes
This section describes contention and other matters requiring special attention during ITU
operations.
Contention between TCNT Write and Clear: If a counter clear signal occurs in the T
TCNT write cycle, clearing of the counter takes priority and the write is not performed. See figure
8-61.
ø
Address
Internal write signal
Counter clear signal
TCNT
Figure 8-61 Contention between TCNT Write and Clear
266
TCNT write cycle
T
T
1
2
TCNT address
N
T
3
H'0000
state of a
3