S1L51252F32S200 (X3775A00) Pllp2 (Gate Array) - Yamaha DCU5D Service Manual

Digital cabling unit
Hide thumbs Also See for DCU5D:
Table of Contents

Advertisement

DCU5D
QQ
3 7 63 1515 0

S1L51252F32S200 (X3775A00) PLLP2 (Gate Array)

PIN
I/O
NAME
NO.
1
(NC)
-
(Connected to VSS on P.C.B.)
2
(NC)
-
(Pulled up on P.C.B.)
3
PB8
O
Output port B8
4
PB9
O
Output port B9
5
VDD
-
IO power supply (3.3V)
6
VSS
-
Ground
7
PA0
O
Output port A0
8
NCSIN6
I
CPU chip select 6
9
NCSIN5
I
CPU chip select 5
10
NRD
I
CPU read enable
11
NWRH
I
CPU write enable H
12
NWRL
I
CPU write enable L
13
PA1
O
Output port A1
14
ADH1
I
CPU address bus 11
15
ADH2
I
CPU address bus 12
16
ADH3
I
CPU address bus 13
17
ADH4
I
CPU address bus 14
18
ADH5
I
CPU address bus 15
19
PA2
O
Output port A2
20
VSS
-
Ground
21
VDD
-
Internal power supply (2.5V)
22
VDD
-
IO power supply (3.3V)
23
VSS
-
Ground
24
ADL1
I
CPU address bus 1
25
ADL2
I
CPU address bus 2
26
ADL3
I
CPU address bus 3
27
ADL4
I
CPU address bus 4
28
ADL5
I
CPU address bus 5
29
ADL6
I
CPU address bus 6
30
ADL7
I
CPU address bus 7
31
ADL8
I
CPU address bus 8
32
VSS
-
Ground
33
VDD
-
Internal power supply (2.5V)
34
VDD
-
IO power supply (3.3V)
35
VSS
-
Ground
36
DT0
I/O
CPU data bus 0
37
DT1
I/O
CPU data bus 1
38
DT2
I/O
CPU data bus 2
39
DT3
I/O
CPU data bus 3
40
DT4
I/O
CPU data bus 4
41
DT5
I/O
CPU data bus 5
42
VDD
-
IO power supply (3.3V)
43
VSS
-
Ground
TE
44
DT6
I/O
CPU data bus 6
L 13942296513
45
DT7
I/O
CPU data bus 7
46
DT8
I/O
CPU data bus 8
47
DT9
I/O
CPU data bus 9
48
VDD
-
Internal power supply (2.5V)
49
VSS
-
Ground
50
(NC)
-
(Connected to VDD on P.C.B.)
51
(NC)
-
(Connected to VDD on P.C.B.)
52
(NC)
-
(Pulled up on P.C.B.)
53
DT10
I/O
CPU data bus 10
54
DT11
I/O
CPU data bus 11
55
DT12
I/O
CPU data bus 12
56
DT13
I/O
CPU data bus 13
57
DT14
I/O
CPU data bus 14
58
DT15
I/O
CPU data bus 15
59
VSS
-
Ground
60
PA3
O
Output port A3
61
NTCWAIT
O
CPU wait signal
62
NCSIO3V
O
Chip select (103V)
63
NCSIO5V
O
Chip select (105V)
64
NCSJK1
O
Chip select (JK1)
65
NCSCONT
O
Chip select (CONT)
66
VDD
-
Power supply
67
NCSSLOT1
O
Chip select (SLOT1)
68
NCSSLOT2
O
Chip select (SLOT2)
69
NCSSIO4
O
Chip select (S104)
70
NCSREC2
O
Chip select (REC2)
71
NCSMTLED
O
Chip select (MTLED)
72
VDD
-
Power supply
73
NCSUSB
O
Chip select (USB)
74
NCSSMPTE
O
Chip select (SMPTE)
75
NCSUART
O
Chip select (UART)
76
VSS
-
Ground
77
VDD
-
Power supply
78
NRES
I
System reset
79
CPUCLK
I
CPU clock
80
(NC)
-
(Connected to VSS on P.C.B.)
81
VSS
-
Ground
82
VSS
-
Ground
83
NCSATSC1
O
Chip select (ATSC1)
84
VDD
-
Power supply
85
NCSATSC2
O
Chip select (ATSC2)
86
PA4
O
Output port A4
87
PA5
O
Output port A5
88
PA6
O
Output port A6
89
NCTSYNCO
O
Internal counter synchronous signal output
90
NCTSYNCI
I
Internal counter synchronous signal input
91
VDD
-
Power supply
www
92
NCSDSP71
O
Chip select (DSP7_1)
93
NCSDSP72
O
Chip select (DSP7_2)
94
NCSDSP73
O
Chip select (DSP7_3)
95
NCSDSP74
O
Chip select (DSP7_4)
96
NCSDSP75
O
Chip select (DSP7_5)
97
NCSDSP76
O
Chip select (DSP7_6)
98
VDD
-
Power supply
.
99
PA7
O
Output port A7
100
PA8
O
Output port A8
101
NCSDSP61
O
Chip select (DSP6_1)
102
NCSDSP62
O
Chip select (DSP6_2)
103
NCSDSP63
O
Chip select (DSP6_3)
104
NCSDSP64
O
Chip select (DSP6_4)
12
http://www.xiaoyu163.com
FUNCTION
x
ao
u163
y
i
2 9
8
PIN
I/O
NAME
NO.
105
(NC)
-
(Pulled up on P.C.B.)
106
VDD
-
Power supply
107
(NC)
-
(Connected to VSS on P.C.B.)
108
(NC)
-
(Connected to VSS on P.C.B.)
109
VSS
-
Ground
110
VDD
-
Power supply
111
NCSDSP7
O
Chip select (DSP7_ALL)
112
NCSDSP6
O
Chip select (DSP6_ALL)
113
PA9
O
Output port A9
114
MCK256O
O
256FS synchronous clock output
115
MCK256MI
I
256FS synchronous clock input (Master)
116
MCK256SI
I
256FS synchronous clock input (Slave)
117
VSS
-
Ground
118
VDD
-
Power supply
119
ICK45
I
For internal clock 88.2k, 44.1k
120
ICK49
I
For internal clock 96k, 48k
121
DIR2XI
O
Clock for X1 of DIR2
122
PA10
O
Output port A10
123
VSS
-
Ground
124
VDD
-
Power supply
125
EXTWC1
I
External word clock input 1
126
EXTWC2
I
External word clock input 2
127
EXTWC3
I
External word clock input 3
128
EXTWC4
I
External word clock input 4
129
VSS
-
Ground
130
VDD
-
Power supply
131
EXTWC2561
I
External WC (256FS) input 1
132
EXTWC2562
I
External WC (256FS) input 2
133
PA11
O
Output port A11
134
DIRMCA
I
MCA input of DIR2
135
DIRMCB
I
MCB input of DIR2
136
DIRWC
I
WC input of DIR2
137
VSS
-
Ground
138
VDD
-
Power supply
139
DIRMCC
I
MCC input of DIR2
140
DIRSYNC
I
SYNC input of DIR2
141
EXTWCSEL
O
EXTWC clock select output
142
DIRWCSEL
O
DIRWC clock select output
143
PA12
O
Output port A12
144
PLLOUT
I
PLL VCO OUT input
145
VSS
-
Ground
146
VDD
-
Power supply
147
PCPOUT
O
EXT WC SEL to MWC comparison circuit output
Q Q
148
PA13
O
Output port A13
3
6 7
1 3
1 5
149
M256FS
O
Master clock (256FS)
150
M128FS
O
System clock (128FS)
151
VSS
-
Ground
152
VDD
-
Power supply
153
(NC)
-
(Connected to VDD on P.C.B.)
154
(NC)
-
(Connected to VSS on P.C.B.)
155
(NC)
-
(Pulled up on P.C.B.)
156
(NC)
-
(Pulled up on P.C.B.)
157
M64FS
O
System clock (64FS)
158
MWC
O
Word clock
159
MSYNC
O
Synchronous signal
160
PA14
O
Output port A14
161
WCO_BNC
O
WC output for BNC connector
162
PA15
O
Output port A15
163
FS256_SLOT1
O
Clock (256FS) for MY SLOT1
164
FS256_SLOT2
O
Clock (256FS) for MY SLOT2
165
VDD
-
Power supply
166
SYNC_SLOT1
O
Synchronous signal for MY SLOT1
167
SYNC_SLOT2
O
Synchronous signal for MY SLOT2
168
PB0
O
Output port 80
169
SLOT_12M
O
Clock (12MHz) for MY SLOT
170
SLOT_6M
O
Clock (6MHz) for MY SLOT
171
VSS
-
Ground
172
SLOT_3M
O
Clock (3MHz) for MY SLOT
173
PB1
O
Output port B1
174
SLOT_48K
O
Word clock (48/44) for MY SLOT
175
SLOT_48S
O
Synchronous signal (48/44) for MY SLOT
176
PB2
O
Output port B2
177
ANA256FS
O
Clock for analog circuit
178
VDD
-
Power supply
179
NLOCK
I
PLL lock detect signal
180
NDIRLOCK
I
DIR2 PLL lock signal
181
VSS
-
Ground
182
SCANEN
I
Scan test input
183
ATPGEN
I
ATPG test input
184
TSTEN
I
Test mode selection
185
VDD
-
Power supply
186
TRRERR1
I
2TR DIN UNLOCK input
187
TRRERR2
I
2TR DIN UNLOCK input
188
VSS
-
Ground
189
PB3
O
Output port B3
190
NMLOCKSEL
O
Lock select output
191
NLOCKRTN
I
Lock delay input
192
PB4
O
Output port B4
193
MUTEIN
I
Mute input
194
VDD
-
Power supply
195
MUTEOUT1
O
Mute output 1
196
MUTEOUT2
O
Mute output 2
197
MUTEOUT3
O
Mute output 3
198
MUTEOUT4
O
Mute output 4
199
MUTEOUT5
O
Mute output 5
co
200
NMUTEOUT6
O
Mute output 6
201
VDD
-
Power supply
202
PB5
O
Output port B5
.
203
DOUBLE
O
Register setting value output
204
K48K96
O
Register setting value output
205
PB6
O
Output port B6
206
SLOT1_16CH
O
SLOT1 16/8 ch selection
207
SLOT2_16CH
O
SLOT2 16/8 ch selection
208
PB7
O
Output port B7
9 4
2 8
DM: IC6
FUNCTION
0 5
8
2 9
9 4
2 8
m
9 9
9 9

Advertisement

Table of Contents
loading

Table of Contents