Sony HDW-750 Maintenance Manual page 237

Hd-sd down converter board hkdw-702 picture cache board hkdw-703
Hide thumbs Also See for HDW-750:
Table of Contents

Advertisement

007
CCU_EXT
007
PROG_INT
R1228
100
AT_ADDRESS
001,002,005,006,007
AT_ADDRESS
+3V
C863
0.1uF
1
VDD1
2
MARKER_H
3
MARKER_F
4
SYNC_H
5
SYNC_F
6
MTRIG_CN
7
STRIG_CN
8
CPU_MODE
A0
9
A0
10
A1
A1
11
A2
A2
12
A3
DATA_BUS
A3
13
A4
005,007
DATA_BUS
A4
14
A5
A5
A6
15
A6
A7
16
R1225
A7
100
4
A8
17
HD
6
A8
5
D0
1
2
18
D0
RB601
D1
3
4
19
IC612 (2/5)
100
D1
TC74LCX32FT(EL)
20
D2
5
6
D2
21
D3
7
8
D3
R1226
9
22
100
D4
1
2
8
D4
VD
10
23
D5
3
4
D5
RB602
24
D6
5
6
100
IC612 (3/5)
D6
D7
7
8
25
TC74LCX32FT(EL)
D7
26
001,002,005,006,007
XWR
WRB
27
001,002,005,006,007
XRD
REB
28
007
SG_CS
CSB
29
HD1
RB600
30
100
VD1
FIELD
31
1
2
FIELD1
32
CAM_BLK3
3
4
OPBCLP
CAM_BLK
33
5
6
CAMBLKG1
CAM_BLK2
34
7
8
+3V
CAMBLKG2
35
C864
+3V
AUDIO_H
0.1uF
36
VDD2
C876
0.1uF
5
2
4
1
3
IC613
R1227
TC7SH08FU-TE85R
22
OPB_CLP
003
HD
SG_HD
005
VD
SG_VD
001,004,005
FIELD
FIELD
001
CAM_BLK3
CAM_BLKG_3
002
CAM_BLK
CAM_BLKG_1
004
CAM_BLK2
CAM_BLKG_2
003
4_3_MOD
HD_43_AREA
010
TEST_L
TEST_L
002
TEST_H
TEST_H
002
TEST_S
TEST_S
002
H_CLP
DA_CLP
009
001
+3V
C874
0.1uF
IC611
IC610
CAT24WC16JI-TE13
TC74VHC138FT(EL)
16
A14
1
VCC
15
A
Y0
2
14
A15
B
Y1
SCVP_CS
005
3
13
+3V
A16
C
Y2
SG_CS
007
12
Y3
EXP_CS_3
007
6
11
G1
Y4
D_CON_CS
006
4
10
G2A
Y5
D_CON_CS2
006
9
5
Y6
001
CS2-3
G2B
D_CON_CS3
006
7
Y7
GND
8
HDW-750 V2
I
J
PAL/NTSC
007
525/1125
007
008
SG_CK
R1244
R1235
R1238
R1241
R1243
0
10
10
10
10
NM
NM
NM
R1236
R1240
R1242
10
10
10
NM
NM
NM
+3V
C866
0.1uF
R1229
10
CL608
+3V
C868
0.1uF
108
VDD6
107
SYNC3_D
RB605
106
22
SYNC3_U
105
1
2
SYNC3
SYNC2_D
104
3
4
SYNC2
SYNC2_U
103
5
6
SYNC1
SYNC1_D
102
7
8
SYNC0
SYNC1_U
101
GND9
100
1
SYNC_DE
99
2
PED_CLP
98
3
PLLREF
97
OHB_REF
96
4
525REF
95
5
1125REF
94
RB606 22
GND8
93
1
2
OHB_BLKG
92
3
4
FRM_RST
OHB_FRST
91
5
6
OHB_VD
OHB_VD
IC614
90
7
8
H_PHASE
CXD9122R
OHB_HRST
89
VDD5
88
FIL_F
RB607
87
22
FIL_H
86
2
1
CVP_BLKG
85
4
3
CVP_F
84
5
6
CVP_V
CVP_V
83
7
8
CVP_H
CVP_HD
82
GND7
81
OP_V4
OPTIONV4
R1250
80
0
OPTIONV3
79
CL613
R1246
OP_V2
0
OPTIONV2
78
R1247
0
OP_V1
OPTIONV1
77
OPTIONH4
R1248
76
0
CL614
OP_H3
OPTIONH3
75
0
R1249
OPTIONH2
0 NM R1245
74
OPTIONH1
73
+3V
VDD4
C867
0.1uF
CL604
CL606
CL609
CL611
CL605
CL607
CL610
CL612
CL603
C865
0.1uF
CL600
CL601
CL602
R1239
R1230
22
22
RB603
100
RB604
22
PP
ZEBRA_2
006
ZEBRA_1
006
+3V
C875
0.1uF
IC630
16
TC74VHC138FT(EL)
15
A15
1
VCC
002
A
Y0
EXP_CS1_5V
A16
2
14
002
B
Y1
EXP_CS2_5V
3
13
C
Y2
NV_CS_5V
002
12
Y3
6
11
G1
Y4
4
10
G2A
Y5
5
9
CS_2-4
G2B
Y6
7
Y7
GND
+5V
R1233
100k
8
R1234
100k
8
R1231
100
3
VCC
5
A2
SDA
SDA_D/A
002,004,007
2
6
A1
SCL
SCL_D/A
002,004,007
1
7
R1232
A0
WP
100
VSS
4
008
SG_CK2
K
DCP-28 (7/11)
DCP-28 (7/11)
+3V
IC617
C872
CXD1095BR
0.1uF
RB622
100
D7
37
61
1
2
D7
PA7
D7
D6
36
60
3
4
D6
PA6
D6
35
59
D5
5
6
D5
PA5
D5
34
58
D4
7
8
D4
PA4
D4
D3
1
2
33
57
D3
D3
PA3
D2
3
4
30
54
D2
D2
PA2
D1
5
6
29
53
D1
D1
PA1
D0
7
8
28
52
D0
D0
PA0
+3V
RB623
38
7
100
XCLR
PB7
6
PB6
5
PB5
4
PB4
3
PB3
2
PB2
1
PB1
62
PB0
SG_SYNC
SG_SYNC
008
16
PC7
15
PC6
14
PC5
13
OHB
OHB
008
PC4
12
DATA_BUS
005,007
DATA_BUS
PC3
11
R1253
R1255
PC2
330
3.3k
10
VF_BLK
010
PC1
9
PC0
R1273
1k
PD7
27
PD7
26
PD6
25
PD5
22
AT_ADDRESS
001,002,005,006,007
AT_ADDRESS
PD4
21
PD3
46
20
A2
CVP_F
005
A2
PD2
A1
45
19
A1
PD1
A0
44
18
A0
PD0
41
51
001,002,005,006,007
XWR
XWR
PE3
42
50
001,002,005,006,007
XRD
XRD
PE2
43
48
007
EXP_CS_3
XCS
PE1
39
47
001,002
XDIS
XDIS
PE0
SH_HD
004
+3V
R1252
0
IC627
IC626
TC7SH04FU-TE85R
TC7SH32FU-TE85R
5
5
2
4
2
4
1
3
C869
3
0.1uF
OP_V1
REF_CLP_PULSE
002
OP_H3
BLK_CLP
003
OP_V4
FPGA_VD
006
R1256
22
VTR_F
+3V
C870
0.1uF
VPSUB_OPBI
006
R1257
10
20
2
VCC
19
D0
Q0
0
VF_FRAME
3
18
R1262
D1
Q1
HD_MARKER
006
CVP_V
4
17
R1263
0
D2
Q2
CVP_VD_OUT
005
5
16
R1264
0
CVP_H
D3
Q3
CVP_HD_OUT
005
R1258
6
15
0
CO_F
D4
Q4
FPGA_F
006
7
14
R1259
0
CO_H
D5
Q5
FPGA_H
006,008
8
13
R1260
0
SYS_BLK
D6
Q6
FPGA_BLKG
006
9
12
OP_V2
D7
Q7
CVP_PBLKG_OUT
005
11
R1261
CK
R1254
0
1
R1251
0
OE
22
GND
IC615
CVP_BLKG_OUT
005
10
TC74LCX574FT(EL)
4-23
4-23
L
M
L_RESET
AT_DATA
AT_DATA
C873
10uF
16V
RB620
RB621
100k
100k
CL618
PB2
PB0
PC0
PX0
+3V
+3V
+3V
R1265
R1267
R1269
100k
100k
100k
NM
R1268
R1270
R1266
NM
NM
100k
100k
100k
+3V
RB608
RB614
RB609
RB615
RB610
RB616
100k
100k
100k
100k
100k
100k
170
CN104
N
O
001,005,006
1
+4.7V-2
001,002,006
5
IC625
TC7SET08FU(TE85R)
2
VCC
4
A
Y
1
B
GND
3
PA7
AD_H_SAVE
003,008
PA6
+4.7V_H_SAVE
002,011
PA5
CHR_DATA
006
PA4
CHR_DATA_CK
006
PA3
CHR_CS
006
PA2
CHB_LD
001
PA1
D_GAIN_UP_LD
005
PA0
START_DON
006
PB7
DCP_L_CA_SY_EN
001
PB6
DCP_L_CA_V_EN
001
PB5
DCP_L_CA_AU_EN
001
PB3
TITLE_H_SAVE
006
CHR_SD_CS
006
PB1
OHB_RST
001
CCU/EXT
007
PC7
DCP_H_CA_V_OUT
001
2
PC6
L_DCP_TO_DVP
006
PC5
DCP_L_SDI_AU_MUTE
001
PC4
AF_FM_74M_L_SAVE
008
PC3
DCON_OUT_L_SAVE
008
PC2
DCP_OUT_L_EN
006
PROG_INT
007
GEN_IN_EN
007
CCU_EXT
007
PD6
FPGA_LD
006
PD5
D_CON_LD1
006
PD4
D_CON_LD2
006
PD3
SCL_CHB
001
PD2
SCL_FP
001
PD1
SCL_LSI
005,006
PD0
LD_FM
005
PX3
SDA_CHB
001
PX2
SDA_FP
001
PX1
SDA_LSI
005,006
H_SCVP_PLL_RST
005
+3V
3
R1271
100k
R1272
100k
NM
+3V
RB611
RB617
RB612
100k
100k
22k
CL617
4
5
DCP-28 (7/11)
BOARD NO. 1-678-617-12
LOT NO. 083-
HDW-750_DCP-28_003_7
P

Advertisement

Table of Contents
loading

Table of Contents