Board (Dm-D) Mips Cpu - Sanyo DSR-M800P Service Manual

Table of Contents

Advertisement

FROM/TO MPEG
K
TO DM-A
PCICLK1
FROM/TO FLASH MRMORY
SDRCLK0
SDRCLK1
TO DM-C
FROM/TO PLL
TO SY-A
PCICLK2
J
FROM/TO CPU I/F
PCICLK3
CLK48MHZ
CLKCPU
AD0
I
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
H
AD10
AD11
AE12
AD13
AD14
C4518
AD15
0.1
AD16
AD17
AD4
G
AD18
AD5
C4519
AD19
0.1
AD20
AD21
AD6
AD22
AD7
AD23
AD8
AD24
AD9
C4520
AD25
0.1
AD26
F
AD27
AD10
AD28
AD11
C4521
AD29
1
AD30
AD31
AD12
AD13
CMD0
AD14
C4522
CMD1
E
0.1
CMD2
CMD3
AD15
C4523
CMD4
0.1
CMD5
CMD6
CMD7
R4521
10K
CMD8
R4515
10K
BMCLK
D
BMDIN
R4522
RDRDY
10K
C4524
WRRDY
0.1
VALIDIN
VALIDOUT
INTO
NMI
SYSRST
HWRST
C
I2CDAT
TO DM-B
I2CCLK
TO DM-G
RESET
3.3V
+1.65V
TO SY-A
B
A
1
2
3
4
128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97
*
1
NC
2
NC
3
VSSI0
4
VSS
5
SYSAD4
6
SYSAD5
7
VCCINT
IC451
8
VSS
9
SYSAD6
RM5231A
10
SYSAD7
MIPS CPU
11
SYSAD8
12
SYSAD9
13
VSSI0
14
VSS
15
SYSAD10
16
SYSAD11
17
VCCINT
18
VSS
19
SYSAD12
20
SYSAD13
21
SYSAD14
22
VCCINT
23
VSS
24
SYSAD15
25
VCCI0
26
VSS
27
MODE CLOCK
28
JTDO
29
JTDI
30
JTCK
31
JTMS
32
VSSIO
MODE IN
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
*
C4551
22/6.3
C4509
0.1
C4510
10P
5
6
7
8
CP-1 BOARD (DM-D) MIPS CPU
NC
96
NC
95
94
VSS
VCIO
93
C4507
0.1
SASAD27
92
AD27
91
AD26
SASAD26
VSS
90
VCCINT
89
C4506
0.1
88
AD25
SASAD25
SASAD24
87
AD24
SASAD23
86
AD23
85
AD22
SASAD22
VSS
84
PCICLK1
VCCIO
83
C4505
0.1
PCICLK2
82
AD21
SYSAD21
PCICLK3
SYSAD20
81
AD20
VSS
80
79
C4504
VCCINT
1
SYSAD19
78
AD19
SYSAD18
77
AD18
76
AD17
SYSAD17
VSS
75
VSSINT
74
C4503
0.1
73
AD16
SYSAD16
VSS
72
I2CDAT
C4502
VCCIO
71
I2CCLK
R4506
0.1
70
BIGENDIAN
BIGENDIAN
1K
VCCOK
69
COLD RESET
68
R4505
67
RESET
4.7K
EXTRQST
66
NMI
65
R4504
4.7K
R4528
0
9
10
11
12
C17
DM-D
D4-81057/L8HAC-XE
IC452
ICS9248-81
CLOCK GENERATOR
1
*
48
A15
A16
R4529
10K
2
A14
BYTE/VOC
47
R4523
10K
X4501
14.31818MHZ
3
A13
VSS
46
C4530
3P
4
45
A12
DQ15/A-1
C4531
3P
5
A10
DQ17
44
C4532
0.1
6
A9
DQ14
43
R4516
22
R4531
10K
7
42
A8
DQ6
8
A8
DQ13
41
R4503
10K
9
A21/A19
DQ5
40
10
39
A20
DQ12
R4532
22
C4533
11
WE
DQ4
38
10P
C4534
12
RESET
VCC
37
10P
R4533
22
C4535
13
36
A21/ACC
DQ1
10P
R4534
22
14
WP
DQ3
35
15
A19/RY/BY
DQ1O
34
16
33
A18
DQ2
17
A17
DQ9
32
C4536
18
A7
DQ1
31
0.1
19
30
A6
DQ8
20
A5
DQ0
29
21
A4
DE
28
22
27
A3
VSS
23
A2
CE
26
24
A1
A0
25
13
14
15
16
K
J
I
H
G
R4524
10K
R4525
22
CLKCPU
C4525
10P
C4501
F
0.1
R4543
C4529
22
10P
SDRCLK0
C4527
0.1
R4526
C4528
22
10P
E
SDRCLK1
R4501
22
CLK48MHZ
R4527
C4537
10K
10P
R4502
10K
D
C
B
A
17
18
19

Advertisement

Table of Contents
loading

Table of Contents