GE L90 Instruction Manual page 727

Ur series line current differential system
Hide thumbs Also See for L90:
Table of Contents

Advertisement

APPENDIX B
F261
ENUMERATION: BANK REDUNDANCY TYPE
0 = None, 1 = Dependability Biased, 2 = Security Biased
F263
ENUMERATION: PROCESS BUS SYSTEM STATUS
0 = N/A, 1 = OK, 2 = Fail
F270
ENUMERATION: FAULT REPORT VT SUBSTITUTION
Value
Description
0
None
1
I_0
2
V_0
F300
UR_UINT16: FLEXLOGIC BASE TYPE (6-bit type)
The FlexLogic BASE type is 6 bits and is combined with a 9 bit
descriptor and 1 bit for protection element to form a 16 bit value.
The combined bits are of the form: PTTTTTTDDDDDDDDD,
where P bit if set, indicates that the FlexLogic type is associated
with a protection element state and T represents bits for the BASE
type, and D represents bits for the descriptor.
The values in square brackets indicate the base type with P prefix
[PTTTTTT] and the values in round brackets indicate the descrip-
tor range.
[0] Off(0) – this is boolean FALSE value
[0] On (1) – this is boolean TRUE value
[2] CONTACT INPUTS (1 to 96)
[3] CONTACT INPUTS OFF (1 to 96)
[4] VIRTUAL INPUTS (1 to 64)
[6] VIRTUAL OUTPUTS (1 to 96)
[10] CONTACT OUTPUTS VOLTAGE DETECTED (1 to 64)
[11] CONTACT OUTPUTS VOLTAGE OFF DETECTED (1 to 64)
[12] CONTACT OUTPUTS CURRENT DETECTED (1 to 64)
[13] CONTACT OUTPUTS CURRENT OFF DETECTED (1 to 64)
[14] REMOTE INPUTS (1 to 32)
[28] INSERT (via keypad only)
[32] END
[34] NOT (1 INPUT)
[36] 2 INPUT XOR (0)
[38] LATCH SET/RESET (2 inputs)
[40] OR (2 to 16 inputs)
[42] AND (2 to 16 inputs)
[44] NOR (2 to 16 inputs)
[46] NAND (2 to 16 inputs)
[48] TIMER (1 to 32)
GE Multilin
[50] ASSIGN VIRTUAL OUTPUT (1 to 96)
[52] SELF-TEST ERROR (see F141 for range)
[56] ACTIVE SETTING GROUP (1 to 6)
[62] MISCELLANEOUS EVENTS (see F146 for range)
[64 to 127] ELEMENT STATES
F400
UR_UINT16: CT/VT BANK SELECTION
bitmask
0
1
2
3
4
5
F491
ENUMERATION: ANALOG INPUT MODE
0 = Default Value, 1 = Last Known
F500
UR_UINT16: PACKED BITFIELD
First register indicates input/output state with bits 0 (MSB) to 15
(LSB) corresponding to input/output state 1 to 16. The second reg-
ister indicates input/output state with bits 0 to 15 corresponding to
input/output state 17 to 32 (if required) The third register indicates
input/output state with bits 0 to 15 corresponding to input/output
state 33 to 48 (if required). The fourth register indicates input/out-
put state with bits 0 to 15 corresponding to input/output state 49 to
64 (if required).
The number of registers required is determined by the specific
data item. A bit value of 0 = Off and 1 = On.
F501
UR_UINT16: LED STATUS
Low byte of register indicates LED status with bit 0 representing
the top LED and bit 7 the bottom LED. A bit value of 1 indicates
the LED is on, 0 indicates the LED is off.
F502
BITFIELD: ELEMENT OPERATE STATES
Each bit contains the operate state for an element. See the F124
format code for a list of element IDs. The operate bit for element ID
X is bit [X mod 16] in register [X/16].
L90 Line Current Differential System
B.4 MEMORY MAPPING
bank selection
Card 1 Contact 1 to 4
Card 1 Contact 5 to 8
Card 2 Contact 1 to 4
Card 2 Contact 5 to 8
Card 3 Contact 1 to 4
Card 3 Contact 5 to 8
B
B-97

Advertisement

Table of Contents
loading

Table of Contents