Texas Instruments PCIE16X-800EVK User Manual
Texas Instruments PCIE16X-800EVK User Manual

Texas Instruments PCIE16X-800EVK User Manual

Pcie 16x lane card evaluation kit

Advertisement

Quick Links

PCIE16X-800EVK User Guide
PCIe 16X Lane Card Evaluation Kit

General Description:

The PCIE16X-800EVK is a PCIe add-in riser card for PCIe 16x applications. It provides a complete
platform to evaluate 4 - DS80PCI800SQ, 8 channels PCIe repeater for PCIe system protocol and lane
negotiation validation. The card has a 16X PCIe edge fingers at J1 which plugs into a motherboard
that has a PCIe 16X connector. The card also has a PCIe 16X connector at J2 for endpoint connection
(PCIe graphic card or SATA/SAS raid controller card).

Features:

■ 8 channel PCIe repeater up to 8 Gbps (GEN 3)
■ Low power consumption, with option to power down unused channels
■ Adjustable receive equalization
■ Adjustable transmit VOD and De-emphasis
■ IDLE detection — squelch function auto mutes the output
■ Programmable via pin selection or SMBus interface
■ Single supply operation: VIN = 3.3V±10% or VDD = 2.5V ±5%
■ -40°C to +85°C Operation
■ >6 kV HBM ESD Rating
■ High speed signal flow–thru pin-out package - SQA54A: 54-pin LLP (10 mm x 5.5 mm, 0.5 mm pitch)

Applications:

■ Extends FR-4 Backplane Trace for PCIe Applications

PCIE16X-800EVK Demo Kit Contents:

■ End User License Agreement
■ PCIE16X-800EVK User Guide Rev 1.2
■ PCIE16X-800EVK Board
Odering Information:
SMA Evaluation Kit: PCIE16X-800EVK
© Texas Instruments 2011
www.ti.com

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the PCIE16X-800EVK and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments PCIE16X-800EVK

  • Page 1: General Description

    PCIe 16X Lane Card Evaluation Kit General Description: The PCIE16X-800EVK is a PCIe add-in riser card for PCIe 16x applications. It provides a complete platform to evaluate 4 - DS80PCI800SQ, 8 channels PCIe repeater for PCIe system protocol and lane negotiation validation.
  • Page 2 Figure 1. PCIE16X-800EVK Evaluation Board © Texas Instruments 2011 www.ti.com...
  • Page 3 RATE = R (GEN3) = 8.0G. RATE = F (AUTO Detect). The RATE auto detect circuit requires the idle and active signal which occurs during the link training negotiation. EQA[1:0] SW11 PIN MODE – EQ control for channel A inputs © Texas Instruments 2011 www.ti.com...
  • Page 4 The table below is the 16 possible EQ settings when in pin mode. SW1 - EQB[1:0] Level EQA/B[1:0] SW11 - EQA[1:0] EQ (dB) at 4 GHz 0, 0 0, R 0, F 0, 1 11.0 R, 0 14.3 R, R 14.6 R, F 17.0 © Texas Instruments 2011 www.ti.com...
  • Page 5 Set the SW1 and SW5 for the AD[3:0] pins. AD[3:0]=0000 sets device slave address = B0’hex. Connect SDA, SCL and GND to J17. Please refer to datasheet for register map for EQ, VOD and DEM. © Texas Instruments 2011 www.ti.com...
  • Page 6 Document ID: PCIE16X-800EVK User Guide Date: November, 2011 Rev: 1.2 © Texas Instruments 2011 www.ti.com...
  • Page 7 PRSNT2_1 SMCLK NWE82DHRN-T9410 PRSNT2_1 SMCLK PRSNT1 PRSNT2_2 SMDAT PRSNT1 PRSNT2_2 SMDAT PRSNT2_3 SD_TH PRSNT2_3 SD_TH PRSNT2_4 RD_EN2 PRSNT2_4 RD_EN2 RD_EN3 RD_EN3 SMCLK JTAG2 SML-P12PTT86 RD_EN4 SML-P12PTT86 SMCLK JTAG2 RD_EN4 SMDAT JTAG3 A_D1 SMDAT JTAG3 A_D1 JTAG4 A_D2 JTAG4 A_D2 3_3V JTAG5 A_D3 3_3V...
  • Page 8 3 HEADER PIN 1-2 FOR 3.3V PIN 2-3 FOR 2.5V 3_3V VOUT1_2 EQB0_AD3 EQB0_AD3 EQB1_AD2 EQB1_AD2 VDD_SEL1_2 ENSMB ENSMB VDD_SEL3_4 DEMA0_SDA DEMA0_SDA DEMA1_SCL DEMA1_SCL PRSNT PLACE ALL Rs CLOSE TO SW PRSNT DEMB0_AD1 219-2MST DEMB0_AD1 SW IN THE OFF POSITION = OPEN DEMB1_AD0 DEMB1_AD0 EQA1...

Table of Contents