Sony HCD-FX10 Service Manual page 63

QQ
3 7 63 1515 0
Pin No. Pin Name
49
50
51
52, 53 PAGE1, PAGE0
54
55
56
57
58
59 EXLOCK
60
61
62, 63 A17, A16
64 to 66 A15 to A13
67
68
69
70
71
TE
72 to 75 D15 to D12
L 13942296513
76
77 to 80 D11 to D8
81
82 to 85 A9, A12 to A10
86
87
88
89
90
91
92 to 97
98, 99
100
101
102 to 105 D5 to D2
106
107, 108
109, 110
111
112
113
www
114, 115 SDI3, SDI4
116
117
.
118
119
120
http://www.xiaoyu163.com
I/O
WMD0 I External memory wait mode setting terminal (fixed at "H" in this set)
PAGE2 O External memory page selection signal output terminal (not used)
VSS — Ground terminal
O External memory page selection signal output terminal (not used)
BOOT I Boot mode control signal input terminal (not used)
TST1 O Not used
BST I Boot strap signal input from the system controller
Operation mode setting terminal "L": enhanced mode, "H": normal mode
MOD1 I
(fixed at "H" in this set)
Operation mode setting terminal "L": single chip mode, "H": can not use
MOD0 I
(fixed at "L" in this set)
I PLL lock error signal and data error flag input from the digital audio interface
VDDI — Power supply terminal (+2.5V)
VSS — Ground terminal
O Address signal output terminal (not used)
O Address signal output to the S-RAM
GP10 I L/R sampling clock signal input terminal
GP9 O Read ready signal output to the system controller
GP8 I Channel status bit 1 input from the digital audio interface receiver
VDDI — Power supply terminal (+2.5V)
VSS — Ground terminal
I/O Two-way data bus with the S-RAM
VDDE — Power supply terminal (+3.3V)
I/O Two-way data bus with the S-RAM
VSS — Ground terminal
O Address signal output to the S-RAM
TDO O Simplicity emulation data output terminal (not used)
TMS I Simplicity emulation data input start and end terminal (not used)
XTRST I Simplicity emulation non-sync break signal input terminal (not used)
TCK I Simplicity emulation clock signal input terminal (not used)
TDI I Simplicity emulation data input terminal (not used)
VSS — Ground terminal
A8 to A3 O Address signal output to the S-RAM
D7, D6 I/O Two-way data bus with the S-RAM
VDDI — Power supply terminal (+2.5V)
VSS — Ground terminal
I/O Two-way data bus with the S-RAM
VDDE — Power supply terminal (+3.3V)
D1, D0 I/O Two-way data bus with the S-RAM
A2, A1 O Address signal output to the S-RAM
VSS — Ground terminal
A0 O Address signal output to the S-RAM
PM I PLL initialize signal input from the system controller
I Audio serial data input terminal
x ao
SYNC I Sync/non-sync setting terminal "L": sync, "H": non-sync (fixed at "H" in this set)
y
TST2 I Not used
i
GP11 I (not used)
TST3 I (not used)
VDDI — Power supply terminal (+2.5V)
http://www.xiaoyu163.com
8
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
Description
1 5 0 5 8 2 9 9 4
m
co
HCD-FX10
9 9
2 8 9 9
63