Motorola EVB555 Quick Reference page 22

Table of Contents

Advertisement

The Flash-EPROM is selected with chip select 0 (/CS0). Chip select 1 (/CS1) is parti-
tioned by the EPLD in ranges for the external RAM, the PRU, the RAM extension on
the ETK and the Host Communication Expansion. This division takes place according
to addresses and is shown below.
Chip Select 1:
A8..A11: XX11
A8..A11: XX10
A8..A11: XX01
A8..A11: XX00
Chip Select 0:
Chip Select 3:
The memory size assigned to chip select 1 (/CS1) of the MPC555 should therefore be
4 Mbyte. If the units intended for the higher addresses are not used, this area can also
be selected to be smaller (e.g. only 2 Mbyte for RAM and PRU).
MOTOROLA
5-24
1 MB Address Space
Host Communication
(HCE: /SGHCE)
Extension (HCE)
1 MB RAM
(ETK: /SGCSR)
at ETK Piggyback
PRU
1 MB external RAM
(ETK: /SGWCS)
1 MB external Flash
Dual Mapping Area
for internal Flash or RAM
Figure 5-2 Overview of memory selection
Vpp12 Control
Version Number
PRU Data2
PRU Data1
PRU Configuration
(ETK: /SGCSF)
(ETK: /SGCSM)
0x 01 000C
0x 01 0000
0x 00 0008
0x 00 0004
0x 00 0000
EVB555
Quick Reference

Advertisement

Table of Contents
loading

Table of Contents