Sony hcd-hdx501W Service Manual page 93

Hide thumbs Also See for hcd-hdx501W:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
Pin No.
Pin Name
56, 57
A17, A18
58
GND
59
VDDEXT
60
VDDINT
61
GND
62
PF_CE
63
SPI_MAS
64, 65
DPSOA, DPSOB
66
VDDINT
67
GND
68
VDDINT
69
GND
70
DPSOC
71
DPSOD
72
VDDINT
73
VDDEXT
74
GND
75
VDDINT
76
GND
77
DPSOE
78
TE
DPSIA
L 13942296513
79
DPSIB
80, 81
DPSIC, DPSID
82
DPSIE
83
VDDINT
84, 85
GND
86
DPDVLRCK
87
DPDVBCK
88
DPLRCK
89
DPBCK
90
VDDINT
91, 92
GND
93
VDDEXT
94
DPFSCK
95
GND
96
VDDINT
97
NONAUDIO*
98
SF_CE*
99
VDDINT
100
GND
101
VDDINT
www
102
GND
103
VDDINT
104
GND
.
105
VDDINT
106
GND
107, 108
VDDINT
http://www.xiaoyu163.com
I/O
-
Not used
-
Ground terminal
-
Power supply terminal (+3.3V) (for I/O)
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
-
Not used
O
Master/slave selection signal output terminal "L": DSP is master
O
Audio serial data output to the stream processor
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
O
Audio serial data output to the stream processor
O
Audio serial data output terminal Not used
-
Power supply terminal (+1.2V) (for core)
-
Power supply terminal (+3.3V) (for I/O)
-
Ground terminal
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
O
Audio serial data output terminal Not used
I
Audio serial data input from the digital audio interface receiver
I
Audio serial data input from the XM receiver or A/D converter
I
Audio serial data input terminal Not used
I
Audio serial data input from the XM receiver or A/D converter
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
O
L/R sampling clock signal output to the stream processor
O
Bit clock signal output to the stream processor
I
L/R sampling clock signal input from the XM receiver or digital audio interface receiver
I
Bit clock signal input from the XM receiver or digital audio interface receiver
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
-
Power supply terminal (+3.3V) (for I/O)
I
Audio clock signal input from the XM receiver or digital audio interface receiver
-
Ground terminal
-
Power supply terminal (+1.2V) (for core)
I
PCM audio data input from the digital audio interface receiver
O
Chip enable signal output to the flash memory
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
-
Power supply terminal (+1.2V) (for core)
x
ao
u163
y
-
Ground terminal
i
-
Power supply terminal (+1.2V) (for core)
-
Ground terminal
-
Power supply terminal (+1.2V) (for core)
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
HCD-HDX500/HDX501W
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9
93

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hcd-hdx500

Table of Contents