Schematic Diagram - Main Board (5/13) - Sony hcd-hdx501W Service Manual

Q Q
3 7 6 3 1 5 1 5 0
6-10. SCHEMATIC DIAGRAM – MAIN Board (5/13) –
1 2 3
MAIN BOARD
(5/13)
A
21
D3.3V
(Page 42)
B
MAIN
BOARD
(8/13) XM
DSP_DIR
DIAT
D3.3V
14
E4V
A5V
MAIN
BOARD
C D-GND
(7/13)
OPT-IN
(Page 41)
COAX-IN
CN601 29P
D-GND 1
COAX-IN 2
D
D3.3V 3
OPT-IN 4
RD/MICDATA 5
RD/MICCLK 6
TUNED 7
ST_CLK 8
ST_DO 9
ST_CE 10
ST_DI 11
E
5V 12
A-GND 13
A12V 14
A_SEL0 15
G
A_SEL1 16
A_SEL2 17
IO
TVSEL 18
BOARD
F
(1/2) V_SEL0 19
CN302
V_SEL1 20
(Page 60)
T E
L 1 3 9 4 2 2 9 6 5 1 3
V_SEL2 21
CLINK_RX_IN 22
CLINK_TX_OUT 23
CLINK_DET 24
A_SEL3 25
V_SEL3 26
G
CLINK_SEL 27
V_SEL4 28
V_SEL5 29
H
CN625
18P
18
ASEL0
17
ASEL1
I
16
ASEL2
15
ASEL3
14
VSEL2
13
VSEL3
12
VSEL4
11
VSEL5
C
10
IODI
9
IODO
SIRIPARA
J 8
BOARD IOCLK
CN625
7
IOCE
(Page 53)
6
IORST
5
OCSW
4
D3.3V
3
D-GND
M+12V 2
1
M-GND
K
36
M+12V
MAIN
BOARD
(6/13)
(Page 40)
w w w
L
HCD-HDX500/HDX501W
• See page 70 for Waveforms.
4 5 6 7
R604 100 TUNED
R605 100 ST_CLK
R606 100 ST_DO
R607 100 ST_CE
R608 100 ST_DI
R601 0
LED_LATCH
IOCE
IORST
R612 100
IODI
R613 100
IODO
R614 100
IOCLK
CLINK_DET
R637 100
MONO/ST_DET
R638 100
A.CAL
DSP_MASTER
KEY2
R642 100
KEY1
KEY0
DIR_DO
100 IODI DIR_SDATA
R620
R621 100 IODO DIR_SCLK
R622 100 IOCLK
100 IOCE
R623
R624 100 IORST
R625 100
x a o
y
. i
http://www.xiaoyu163.com
• See page 72 for IC Block Diagrams. • See page 82 for IC Pin Function Description.
8 9 10 11
R644
100
80 79 78 77 76 75 74 73
R502
100
0
LED_LATCH
81
0(3.3)<<0>>
82 V_SEL0
0(3.3)
83 V_SEL1
3.2(0)<<3.2>>
IO_CE
84
3.3
85 IO_RESET
0(3.3)
86 IO_DI
0(0)<<4.5>>
IO_DO
87
3.2
Q Q
88 IO_CLK
3 7 6
100 3.3
R639
89 CLINK_DET
C504 0.01
1k 0
R515
MONO/ST_DET
90
1k 0
R516
91 DSP_MASTER
R504 47K R505 22K 2.3
R645
92 DESTINATION
∗ ∗
100 R506 R507 2.3
MODEL
93
R510 10k
R509 100 3.3
94 KEY2
C501 0.1 R512 10k 3.3
R511 1k
95 KEY1
C508
0.1
C502 0.1
D505 96 VSS
10k
MC2836 C503 0.1 R514 R513 1k 3.3
97 KEY0
3.3
R501 1M
98 VREF
3.3
C507 0.1
99 VCC
3.3
100 DIR_HDOUT
R542
10k
1 2 3 4 5 6 7 8
*R506
33K(HDX500)
47K(HDX501W)
*R507
33K(HDX501W)
47K(HDX500)
u 1 6 3
39 39
http://www.xiaoyu163.com
2 4
8 9 9
12 13 14 15
R540
10k
R555
10k
C518
0.1
72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
3.3
50
3.3
49
1.9(3.3)<<3.3>>
48
DAMP INIT 3.3
DAMP LATCH3 47
3.3 R558
DAMP LATCH2
WRITE CE 46
3.3
DAMP LATCH1
OVERFLOW2 45
3.3
IC501
OVERFLOW1 44
3.1
DRIVE_OCP(DIAG) 43
3 SYSTEM CONTROLLER 1 5 1 5 0 8 9 2
3.3
DRIVE_RST(EN) 42
IC501
3.2
M30626MHP-A70FPU0(HDX500)
P_CONT3 41
M30626MHP-B27FPU0(HDX501W)
3.3
SAT_RX_IN
P_CONT2 40
SAT_TX_OUT 3.3
P_CONT1 39
DVD_XIFBUSY 3.2
MTK RST 38
DVD_SCO 3.2
DVD XIFCS 37
3.2
DVD_SOD
36
DVD_SID 3.3
9 35
2.3
34
3.3
33
0
32
3.3
31
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
R557
47k
R556
47k
3.3
0
Q503
2SC3052EF-T1-LEF
X501 RESET SWITCH
5MHz
m
c o
.
HCD-HDX500/HDX501W
2
8 9 9
16 17 18 19
(Page 35)
1
EN
EN
MAIN
DC-DET
BOARD
DC-DET
(1/13)
OVF2
(Page
OVF2
OVF1
OVF1 37)
DIAG
DIAG
LAT3
LAT3 2
LAT2
LAT2
LAT1
MAIN
LAT1
SHIFT BOARD
SHIFT
(3/13)
SCDT
SCDT
SOFT_MUTE
SOFT_MUTE
NS_INIT
NS_INIT
3
HPMUTE
HPMUTE
MAIN
BOARD
(4/13)
(Page 38)
NS_INIT
LAT3
LAT2
LAT1
10k
OVF2
OVF1 R591
0
DIAG
R595
4 9 8 2 9 9
EN
10k
R559 10k
P_CONT3
P_CONT2
R593 P_CONT1
10k
XSYSRST
XIFCS
SAT_RX_IN
SAT_TX_OUT
XIFBSY
IFSCK
IFSDO
IFSDI
P_CONT
D3.3V
E4V
E3.3V
BU3.3V
8
R563
10k
IC B/D
MAIN
BOARD
C520
R562
IC503 (6/13)
47k 0.22
(Page 40)
RESET SIGNAL GENERATOR
IC503
PST3635NR
3.3 3.5
OUT Cd
3.9
VDD
GND NC
R561
100k C521
0.01
C522
C523
0.1 0.22
D-GND
A5V
B
I2C_CLK
9
I2C_DATA
A-GND
MAIN
BOARD
A12V
(6/13)
M-GND
(Page
C
40)