Lsi Pin Description(Lsi 端子機能表 - Yamaha ACD1 Service Manual

Amplifier control device
Hide thumbs Also See for ACD1:
Table of Contents

Advertisement

LSI PIN DESCRIPTION(LSI 端子機能表)
LC4032V-75TN48C (X7109A0R) CPLD (Complex Programmable Logic Device) .............................15
HD6417727F160CV (X2890B00) CPU ...............................................................................................16
YTD442-RZ (X7197A00) VNP1 ...........................................................................................................17
KSZ8721SL (X5621A00) PHY (Physical Layer) .................................................................................15
LC4032V-75TN48C (X7109A00) CPLD (Complex Programmable Logic Device)
PIN
NAME
I/O
NO.
1
TDI
I
Test data in
2
A5
I/O
3
A6
I/O
Input/Output
4
A7
I/O
5
GND0
Ground
6
VCCO0
Power supply +3.3 V
7
A8
I/O
8
A9
I/O
Input/Output
9
A10
I/O
10
A11
I/O
11
TCK
I
Test clock input
12
VCC
Power supply +3.3 V
13
GND
Ground
14
A12
I/O
15
A13
I/O
Input/Output
16
A14
I/O
17
A15
I/O
18
CLK1/I
I/O
CLK input / Input
19
CLK2/I
I/O
20
B0
I/O
21
B1
I/O
22
B2
I/O
Input/Output
23
B3
I/O
24
B4
I/O
KSZ8721SL (X5621A00) PHY (Physical Layer)
PIN
NAME
I/O
NO.
1
MDIO
I/O
Management Data Input / Output.
2
MDC
I
Management Data clockt.
3
RXD3/PHYAD1
O
Receive Data 3.
4
RXD2/PHYAD2
O
Receive Data 2.
5
RXD1/PHYAD3
O
Receive Data 1.
6
RXD0/PHYAD4
O
Receive Data 0.
7
VDDIO
Power
8
GND
Ground
9
RXDV/PCS_LPBK
O
Receive Data Valid.
10
RXC
O
Receive Clock.
11
RXER/ISO
O
Receive Error.
GND
Ground
12
13
VDDC
Power
14
TXER
I
Transmit Error.
15
TXC/REF_CLK
I/O
Transmit Clock.
16
TXEN
I
Transmit Enable input.
17
TXD0
I
Transmit data 0.
18
TXD1
I
Transmit data 1.
19
TXD2
I
Transmit data 2.
20
TXD3
I
Transmit data 3.
21
COL/RMII
O
Collision (Detect).
22
CRS/RMII_BTB
O
Carrier Sense.
23
GND
Ground
24
VDDIO
Power
FUNCTION
FUNCTION
PIN
NAME
I/O
NO.
25
TMS
I
Test mode select
26
B5
I/O
27
B6
I/O
Input/Output
28
B7
I/O
29
GND1
Ground
30
VCCO1
Power supply +3.3 V
31
B8
I/O
32
B9
I/O
Input/Output
33
B10
I/O
34
B11
I/O
35
TDO
O
Test data out
36
VCC
Power supply +3.3 V
37
GND
Ground
38
B12
I/O
39
B13
I/O
Input/Output
40
B14
I/O
41
B15/GOE1
I/O
Input/Output / Global output enable input
42
CLK3/I
I/O
CLK input / Input
43
CLK0/I
I/O
44
A0/GOE0
I/O
Input/Output / Global output enable input
45
A1
I/O
46
A2
I/O
Input/Output
47
A3
I/O
48
A4
I/O
PIN
NAME
I/O
NO.
25
INT#/PHYAD0
O
Management interface (Mll) interrupt out.
26
LED0/TEST
O
Link/Activity LED.
27
LED1/SPD100
O
Speed LED.
28
LED2/DUPLEX
O
Full-duplex LED.
29
LED3/NWAYEN
O
Collsion LED.
30
PD#
I
Power down
31
VDDRX
Power
32
RX-
I
Receive input.
33
RX+
I
34
FXSD/FXEN
O
Fiber Mode Enable / signal detect in fiber Mode.
35
GND
Ground.
GND
36
37
REXT
I
External resistor (6.49kW) connects to REXT and GND.
38
VDDRCV
Power
39
GND
Ground
40
TX-
O
Transmit outputs.
41
TX+
O
42
VDDTX
Power
43
GND
Ground.
44
GND
45
XO
O
XTAL Feedback.
46
XI
I
Crystal Oscillator.
47
VDDPLL
Power
48
RST#
I
Chip Reset.
ACD1
IC014
CPU: IC014
IC014
FUNCTION
ENT2: IC109
FUNCTION
15

Advertisement

Table of Contents
loading

Table of Contents