Advertisement
A
4
U1C
L16
DP0
L15
DP1
M16
DP2
M15
DP3
LA2
Y18
LA2
LA3
W18
LA3
LA4
V18
LA4
LA5
Y17
LA5
LA6
W17
LA6
LA7
V17
LA7
LA8
U17
LA8
LA9
Y16
LA9
LA10
W16
LA10
LA11
V16
LA11
LA12
U16
LA12
Y15
LA13
LA13
LA14
W15
LA14
LA15
V15
LA15
LA16
Y14
LA16
LA17
W14
LA17
LA18
Y13
LA18
LA19
W13
LA19
LA20
Y12
3
LA20
LA21
W12
LA21
LA22
Y11
LA22
LA23
W11
LA23
LA24
V11
LA24
LA25
Y10
LA25
LA26
W10
LA26
LA27
Y9
LA27
LA28
W9
LA28
LA29
Y8
LA29
LA30
W8
LA30
LA31
Y7
LA31
LBE0
W19
LBE0#
W20
{5}
LBE1
LBE1#
TP2
LBE2
Y20
LBE2#
LBE3
Y19
LBE3#
CLKOUT
A8
CLKOUT
A15
CLKIN
0
R52
Y5
VDD2.5
8311_2.5V
C17
VDD2.5
H18
VDD2.5
J17
VDD2.5
T16
VDD2.5
U15
VDD2.5
8311_3.3V
V9
VDD2.5
G16
VDD3.3
H16
VDD3.3
J16
VDD3.3
K16
2
VDD3.3
N16
VDD3.3
P16
VDD3.3
R16
VDD3.3
C49
C50
C51
T15
VDD3.3
U14
VDD3.3
0.01uF
0.1uF
0.01uF
V14
VDD3.3
T12
VDD3.3
U11
VDD3.3
U10
VDD3.3
C57
C58
0.01uF
0.1uF
PLACE CLOSE TO 8311!
8311_3.3V
1
C59
C60
C61
C62
C63
C64
0.01uF
0.1uF
0.01uF
0.1uF
0.01uF
0.1uF
A
B
LA[31:2] {5}
LD[15:0] {4,5}
LRESET#
LCLK
LHOLD
LHOLDA
ADS#
BLAST#
READY#
WAIT#
LW/R#
BTERM#
CCS#
LINTo#
LINTi#
LSERR#
BREQi
BREQo
DMPAF/EOT#
BIGEND#
USERo/LLOCKo#
USERi/LLOCKi#
DREQ0#
DREQ1#
DACK0#
DACK1#
MODE0
MODE1
EESK
EEDI/EEDO
EECS
PEX83111
BD_SEL#
IDDQEN#
PMEIN#
PMEOUT#
8311_2.5V
PLACE CLOSE TO 8311!
C65
C66
C67
C68
C69
C71
C72
0.01uF
0.1uF
0.01uF
0.1uF
0.01uF
0.01uF
0.1uF
B
C
10K NP
MODE0
MODE1
3.3VCC
E18
LRESETn
LRESETn {5}
J20
LCLK
G20
LHOLD
R39
G19
LHOLDA
F19
ADSn
10K
ADSn {5}
F20
BLASTn
BLASTn {5}
F18
READYn
EECS
PEXREADYn {5}
H17
WAITn
EESK
WAITn {5}
U18
LWnR
EEDI/EEDO
LWnR {5}
J19
BTERMn
D17
CCSn
R41
E19
LINTon
E20
LINTin
LINTin {5}
J18
LSERRn
4.7K_NP
G18
BREQi
G17
BREQo
C18
DMPAF/EOTn
D18
BIGENDn
D19
USERo/LLOCKon
D20
USERi/LLOCKin
C19
DREQ0n
B17
DREQ1n
C20
DACK0n
B18
DACK1n
H19
MODE0
H20
MODE1
A19
EESK
3.3VCC
B20
EEDI/EEDO
A20
EECS
BD_SELn
B19
V10
IDDQENn
R48
10K
C16
PMEINn
B10
PMEOUTn
R133
10K
F13
VSS
F12
VSS
F6
VSS
G7
VSS
G6
VSS
H6
VSS
J6
VSS
K6
VSS
L6
VSS
M6
VSS
N6
VSS
P6
VSS
R6
VSS
R7
VSS
R8
VSS
R9
VSS
R10
VSS
R11
VSS
R12
VSS
R13
VSS
V1
VSS
W1
Clock Circuit
VSS
Y1
VSS
W2
VSS
Y2
3.3VCC
VSS
Y3
VSS
OSC1
Y4
VSS
R5
1
4
VSS
OE
VCC
U5
VSS
T5
VSS
50.0MHz
U6
R53 33
VSS
R14
2
3
1
VSS
GD
OUT
R54 33
1
PCIE3.3VCC
C73
C74
C75
C76
C77
C78
C81
C79
+
0.01uF
0.1uF
0.01uF
0.1uF
0.01uF
0.1uF
10uF 10V
0.1uF
C
D
3.3VCC
R32 and R33 should not
LBE0
be installed by default.
LBE1
MODE
MODE0
MODE1
LBE2
LBE3
C
0
0
R35
R36
1
J
0
Reserved
0
1
Reserved
1
1
10K NP
ADSn
R37
0
BLASTn
PEXREADYn
R38
0
WAITn
LWnR
BTERMn
CCSn
LINTon
3.3VCC
Serial EEPROM
LINTin
Local Bus Config.
LSERRn
C48
DMPAF/EOTn
U6
BIGENDn
1
8
0.1uF
CS
VCC
2
7
SK
NC
3
6
PE
DI
ORG
4
5
R40
10K
DO
GND
PMEINn
USERo/LLOCKon
AT93C56B
USERi/LLOCKin
LRESETn
DREQ0n
DREQ1n
DACK0n
DACK1n
0
LHOLD
R47
LHOLDA
READYn
R50
NC
C53
4.7uF 10V
C54
100nF
2
LCLK
LCLK {4}
2
MCLK
MCLK {5}
2.5VCC
U7
LT1963AEST-2.5
1
1A max.
1
3
VIN
VOUT
C80
LED7
C82
+
0.01uF
10uF 10V
LED
R56
100
D
E
3.3VCC
3.3VCC
RN2
RN3
1
8
LA2
1
8
2
7
LA3
2
7
3
6
LA4
3
6
4
5
LA5
4
5
742-08-3-103-J-XX
742-08-3-103-J-XX
RN5
RN4
1
8
LA8
1
8
2
7
LA7
2
7
3
6
LA6
3
6
4
5
LA9
4
5
742-08-3-103-J-XX
742-08-3-103-J-XX
RN6
RN7
1
8
LA10
1
8
2
7
LA11
2
7
3
6
LA12
3
6
4
5
LA13
4
5
742-08-3-103-J-XX
742-08-3-103-J-XX
742-08-3-103-J-XX
RN8
RN9
1
8
LA14
1
8
2
7
LA15
2
7
3
6
LA16
3
6
4
5
LA17
4
5
742-08-3-103-J-XX
742-08-3-103-J-XX
RN10
RN11
1
8
LA18
1
8
2
7
LA19
2
7
3
6
LA20
3
6
4
5
LA21
4
5
742-08-3-103-J-XX
RN12
RN13
1
8
LA22
1
8
2
7
LA23
2
7
3
6
LA24
3
6
4
5
LA25
4
5
742-08-3-103-J-XX
742-08-3-103-J-XX
BD_SELn
R42
1K
RN14
LA26
1
8
BREQi
BREQi
R43
10K
LA27
2
7
BREQo
R44
10K
LA30
3
6
LA31
4
5
LHOLDA
LHOLDA
R45
10K
LHOLD
LHOLD
R46
10K
742-08-3-103-J-XX
LA28
R49
10K
LA29
R51
10K
R55
2
8311_2.5V
0 OHM
Holt Integrated Circuits
Holt Integrated Circuits
Holt Integrated Circuits
23351 Madero, Mission Viejo, CA 92691
23351 Madero, Mission Viejo, CA 92691
23351 Madero, Mission Viejo, CA 92691
www.holtic.com
www.holtic.com
www.holtic.com
Title
Title
Title
HI-PCIe_6130, Local bus
HI-PCIe_6130, Local bus
HI-PCIe_6130, Local bus
Size
Size
Size
Document Number
Document Number
Document Number
Custom
Custom
Custom
Date:
Date:
Date:
Tuesday, August 20, 2013
Tuesday, August 20, 2013
Tuesday, August 20, 2013
Sheet
Sheet
Sheet
3
3
3
o f
o f
o f
E
4
3
2
1
R ev
R ev
R ev
A
A
A
7
7
7
Advertisement
