Kenwood DV-203 Service Manual page 18

QQ
3 7 63 1515 0
6. DAC : AD1855 (X32: IC3, 4)
6-1 Pin description
Pin No. Pin Name
1 DGND
2 MCLK
3 CLATCH
4 CCLK
5 CDATA
6 384/256
7 X2MCLK
8 ZEROR
9 DEEMP
10 48/96
11 AGND
12 OUTR+
13 OUTR-
TE
L 13942296513
14 FILTER
15 AGND
16 OUTL-
17 OUTL+
18 AVDD
19 FILTB
20 IDPM1
21 IDPM0
22 ZEROL
23 MUTE
24 PD/RST
25 LRCLK
26 BCLK
27 DSDAT
28 DVDD
6-2 SERIAL DATA INPUT MODE
www
IDPM1 (PIN20) IDPM0 (PIN21)
0
.
0
1
1
CIRCUIT DESCRIPTION
I/O
I Digital GND.
I Master clock input. Connect to an external clock source at either 256,384 or 512Fs.
I Latch input for control data. This input is rising edge sensitive.
Control clock input for control data. Control input data must be valid on the rising edge of CCLK.
I
CCLK may be continuos or gated.
Serial control input, MSB first, containing 16 bits of unsigned data per channel.
I
Used for specifying channel specific attenuation and mute.
Select the master clock mode as either 384 times the intended sampling frequency(HI) or 256
times the intended sampling frequency(LO). The state of this input should be hardwired to logic
I
HI or logic LO or may be changed while the AD1855 is in power down/reset.
It must not be changed while the AD1855 is operational.
I Select internal clock doubler(LO) or internal clock =MCLK(HI).
Right channel zero flag output. This port goes HI when left channel has no signal input
O
for more than 1024 LR clock cycles.
Deemphasis. Digital deemphasis is enabled when this input signal is HI. This is used to impose
I a 50/15 ms response characteristic on the output audio spectrum at an assumed 44.1kHz
sample rate.
I Selects 48kHz(LO) or 96kHz sampling frequency control.
I Analog GND
O Right channel positive line level analog output
O Right channel negative line level analog output
Voltage reference filter capacitor connection. Bypass and decouple the voltage reference
O
with parallel 10uF and 0.1uF capacitor to the AGND.
I Analog GND
O Left channel negative line level analog output
O Left channel positive line level analog output
I Analog power supply. Connect to the analog +5V supply.
- Filter capacitor connection, connect 10uF capacitor to AGND.
I Input serial data port mode control one. With IDPM0, defines 1 of 4 serial modes.
I Input serial data port mode control zero. With IDPM1, defines 1 of 4 serial modes.
Left channel zero flag output. This port goes HI when right channel has no signal input
O
for more than 1024 LR clock cycles.
I Mute. Assert HI to mute both stereo analog outputs. Dessert LO for normal operation.
Power down/reset. The AD1855 is placed in a low power consumption mode when this port is
I held LO. The AD1855 is reset on the rising edge of this signal. The serial control port registers
are reset to the default values. Connect HI for normal operation.
I Left/right clock input for input data. Must run continuously.
I Bit clock input for input data. Need not run continuously;may be gated or used in a burst fashion.
Serial input, MSB first, containing two channels of 16/18/20/24 bits of twos compliment data
I
per channel.
I Digital power supply. Connect to the digital +5V supply.
Serial data input format
x ao
y
0 Right-Justified (16 bits only)
i
1 I2S Compatible
0 Left-Justified
1 DSP
DV-203/2070/DVF-5010/9010/K7010
8
Descriptions
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
1 5 0 5 8 2 9 9 4
m
co
9 9
2 8 9 9
19