Pin Description - Denon AVR-E400 Service Manual

Integrated network av receiver
Hide thumbs Also See for AVR-E400:
Table of Contents

Advertisement

W9864G6JH-6 (HDMI : U2002)
W9864G6JH-6 Pin description

5. PIN DESCRIPTION

PIN NUMBER
24, 25, 26, 27, 60, 61, 62,
63, 64, 65, 66
2, 4, 5, 7, 8, 10, 11, 13, 31,
33, 34, 36, 37, 39, 40, 42,
45, 47, 48, 50, 51, 53, 54,
56, 74, 76, 77, 79, 80, 82,
16, 28, 59, 71
1, 15, 29, 43
44, 58, 72, 86
3, 9, 35, 41, 49, 55, 75, 81
6, 12, 32, 38, 46, 52, 78, 84
14, 21, 30, 57, 69, 70, 73
PIN NAME
A0−A10
22, 23
BS0, BS1
DQ0−DQ31
83, 85
20
CS
19
RAS
18
CAS
17
WE
DQM0 − DQM3
68
CLK
67
CKE
V
DD
V
SS
V
DDQ
V
SSQ
NC
FUNCTION
Multiplexed pins for row and column address.
Row address: A0−A10. Column address: A0−A7.
Address
A10 is sampled during a precharge command to
determine if all banks are to be precharged or
bank selected by BS0, BS1.
Select bank to activate during row address latch
Bank Select
time, or bank to read/write during address latch
time.
Data
Multiplexed pins for data output and input.
Input/ Output
Disable or enable the command decoder. When
Chip Select
command decoder is disabled, new command is
ignored and previous operation continues.
Command input. When sampled at the rising
Row Address
edge of the clock RAS , CAS and WE
Strobe
define the operation to be executed.
Column Address
Referred to RAS
Strobe
Write Enable
Referred to RAS
The output buffer is placed at Hi-Z (with latency
Input/Output
of 2) when DQM is sampled high in read cycle.
Mask
In write cycle, sampling DQM high will block the
write operation with zero latency.
System clock used to sample inputs on the rising
Clock Inputs
edge of clock.
CKE controls the clock activation and
deactivation. When CKE is low, Power Down
Clock Enable
mode, Suspend mode, or Self Refresh mode is
entered.
Power for input buffers and logic circuit inside
Power
DRAM.
Ground for input buffers and logic circuit inside
Ground
DRAM.
Power for I/O
Separated power from VDD, to improve DQ
Buffer
noise immunity.
Ground for I/O
Separated ground from VSS, to improve DQ
Buffer
noise immunity.
No Connection No connection.
Publication Release Date: Aug. 28, 2009
- 5 -
158
W9864G2IH
DESCRIPTION
Revision A03

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Avr-x2000

Table of Contents