Table of Contents
Advertisement
Address
Range
Devices Accessed
$00000000 -
User programmable
DRAMSIZE
(onboard ECC DRAM on
mezzanine)
DRAMSIZE -
User programmable
$FF7FFFFF
(VMEbus A32/A24)
$FF800000 -
EPROM/Flash
$FFBFFFFF
$FFC00000 -
Reserved
$FFDFFFFF
$FFE00000 -
Onboard SRAM (default)
$FFE1FFFF
$FFE20000 -
Onboard SRAM (repeated) D32
$FFEFFFFF
$FFF00000 -
Local I/O devices
$FFFEFFFF
(refer to next table)
$FFFF0000 -
User programmable
$FFFFFFFF
(VMEbus A16)
Notes:
1. Flash/EPROM devices appear at $FF800000 through $FFBFFFFF,
and also appear at $00000000 through $003FFFFF if the ROM0 bit in
the VMEchip2 EPROM control register is high (ROM0 = 1). The
ROM0 bit is located at address $FFF40030 bit 20. ROM0 is set to 1
after each reset. The ROM0 bit must be cleared before other
resources (DRAM or SRAM) can be mapped in this range
($00000000 through $003FFFFF). The VMEchip2 and DRAM map
decoders are disabled by a local bus reset.
On the MVME177, the Flash/EPROM memory is mapped at
$00000000 through $003FFFFF by hardware default through the
VMEchip2.
Table 3-1. Local Bus Memory Map
D32
D32/D16 3GB
D32
--
D32
D32-D8
D32/D16 64KB
Port Size
Size
DRAMSIZE
1MB
EPROM/
4MB Flash
2MB
128KB
896KB
960KB
(1MB-
64KB)
Memory Maps
Software
Cache
Inhibit
Notes
N
1, 2
-
3, 4
N
1
--
5
N
6
N
6
Y
3
-
2, 4
3-5
3
Advertisement
Table of Contents
