Motorola SPX3BUM/D User Manual
  1. Manuals
  2. Brands
  3. Motorola Manuals
  4. Computer Hardware
  5. SPX3BUM/D
  6. User manual
Motorola SPX3BUM/D User Manual

Motorola SPX3BUM/D User Manual

Sandpoint microprocessor evaluation system
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
User's Manual
SPX3BUM/D
Rev. 1.2, 2/2003
Sandpoint Microprocessor
Evaluation System
User's Manual
Welcome to Sandpoint, Motorola's flexible processor development platform. Using Sandpoint
you can evaluate current Motorola host processors and integrated processors based on the
PowerPC architecture using MPMC (Motorola Processor PCI Mezzanine Cards). These cards
are interchangable and one Sandpoint platform can support numerous processor-specific
PPMC cards (but just one at a time).
This user's manual covers the following issues:
To locate any published errata or updates for this document, refer to the Motorola website.
Topic
Section 1, "Introduction"
Section 2, "Setup"
Section 3, "Configuration"
Section 4, "Programmers Model"
Section 5, "Initializing Sandpoint"
Section 6, "Development Issues"
Section 7, "Troubleshooting"
Section 8, "FAQ"
Page
2
4
7
16
22
23
27
30

Advertisement

Table of Contents
loading

Related Manuals for Motorola SPX3BUM/D

Summary of Contents for Motorola SPX3BUM/D

  • Page 1 Section 1, “Introduction” Section 2, “Setup” Section 3, “Configuration” Section 4, “Programmers Model” Section 5, “Initializing Sandpoint” Section 6, “Development Issues” Section 7, “Troubleshooting” Section 8, “FAQ” To locate any published errata or updates for this document, refer to the Motorola website.

  • Page 2: Section 1, "Introduction

    1 Introduction The Sandpoint III motherboard, or “SP3” for short, is an evaluation baseboard which accepts one Motorola Processor PMC (MPMC) or PrPMC card, as well as up to four PCI cards, and supplies typical PC-I/O peripherals. Sandpoint provides a flexible base for the evaluation of new Motorola processor devices, and for early software design for customer project using Motorola processors.
  • Page 3 LED monitors for critical functions. The I/O subsystem is identical to that of the Sandpoint 2 and the “EC” version of the older Yellowknife development platform. When properly configured, software written for these platforms should operate identically when executed on a Sandpoint 3. MOTOROLA...

  • Page 4: Section 2, "Setup

    Startup a terminal emulator program. Common terminal emulators include “Hyperterminal”, available for free with most Windows PCs, and many commercial programs such as Hayes “SmartComm”. Setup the PCs terminal program to use the following settings: • 9600 Baud • 8 Bits • No Parity MOTOROLA...
  • Page 5 ( (AltiVec) ) Version : 12.2, Metaware Build Released : Jan 31, 2001 Written by : Motorola’s RISC Applications Group, Austin, TX System : Sandpoint with Altimus/Talos (MPMC60x/7xx/74xx) Processor : MPC7400 V2.8 @ 500 MHz, Memory @ 100 MHz Memory : Map B (CHRP), 00000000...03FFFFFF Copyright Motorola Inc.

  • Page 6: Null Modem Cable

    DB9 Female Back View Back View Figure 3. Null Modem Diagram Once the cable is available or constructed, attach one end to the Sandpoint COM1 port and the other to the PC/Workstation. Either end will work with either computer. MOTOROLA...

  • Page 7: Section 3, "Configuration

    Another reason to change the configuration is to use the legacy modes for Sandpoint 2 compatibility. Refer to Appendix A for details on legacy configurations. All options on Sandpoint 3 are set via two ‘DIP’ switches, as shown in Figure 4. POWER SUPPLY WINBOND POWER SWITCH WINBOND Figure 4. Sandpoint 3 in an ATX Chassis MOTOROLA...
  • Page 8 SW1 is located near the bottom of the Sandpoint 3 board, near the end of the fourth PCI slot. It controls the features shown in Table 1: Table 1. Sandpoint 3 SW1 Options Switch Name Definition Default ROMSEL ROM Selection ROM1WP ROM1 Write Protect reserved reserved FRCPCI33 Force PCI to 33MHz EXTCLK Use external clock SSCLK Spread-Spectrum Clock MOTOROLA...
  • Page 9 On (right) ROM1 may be read to or written from. Use to store OS code. Off (left) ROM1 is write-protected. NOTE: Not all Sandpoint 3’s have a secondary flash. 3.1.3 Reserved Switch SW2-3 is reserved and has no function. MOTOROLA...
  • Page 10 NOTE: Care must be used that the devices receiving the clock are capable of and are configured to operate at the new clock speed. In particular, Motorola processors have internal PLLs which require a minimum clock input to operate properly.
  • Page 11 APC under software control. If PSON is selected, the system remains on until external power is removed. Table 9. Sandpoint 3 PSON Switch PSON Definition Notes SW1-8 On (right) Force power on always. Normal mode. Off (left) Normal power control mode MOTOROLA...
  • Page 12 SP3 systems should be upgraded. SP3 exclusively uses the Winbond as the system arbiter; requests are assigned as follows: WB_REQ(0) = PMC_REQ(0) WB_REQ(1) = SLOT_REQ(1) WB_REQ(2) = SLOT_REQ(2) WB_REQ(3) = SLOT_REQ(3) WB_REQ(4) = SLOT_REQ(4) And grants are handled correspondingly. MOTOROLA...
  • Page 13 ‘slot’ corresponding to each external interrupt Table 13. Sandpoint 3 Serial Interrupt Slot Assignment Slot Interrupt Source Note SIOINT Inverted, so active low reserved reserved SLOT #1 INTA# from each slot. SLOT #2 SLOT #3 SLOT #4 WinBond INTA# No specific function MOTOROLA...
  • Page 14 INTB# INTA# INTD# SLOT_INT(3) PMC INT(2) INTD# INTC# INTB# INTA# SLOT_INT(4) PMC INT(3) For single-interrupt cards (the vast majority), there is a one-to-one correspondence between the slot and the PMC interrupt input (shown in bold entries in Table 14.). MOTOROLA...
  • Page 15 On (right) On (right) GPIO1 = ”XXXX00XX” Default On (right) Off (left) GPIO1 = ”XXXX01XX” Off (left) On (right) GPIO1 = ”XXXX10XX” Off (left) Off (left) GPIO1 = ”XXXX11XX” See Section 4 for details on reading the GPIO port. MOTOROLA...

  • Page 16: Address Map

    4. Only software-enabled PCI/ISA I/O devices appear in this space. The detailed address map in Table 18 assumes that the PnP devices have not been changed from the default locations. Table 18. Detailed ISA I/O Address Map Start Mode Device Register Notes FE00_0000 DMA Channel 0 Base/Current Address MOTOROLA...
  • Page 17 FE00_0040 Counter 0 FE00_0041 Counter 1 FE00_0042 Counter 2 FE00_0043 Timer/Counter Control FE00_0044 FE00_005F unassigned FE00_0060 Keyboard Controller Data FE00_0061 NMI Status/Control FE00_0062 FE00_0063 unassigned FE00_0064 Keyboard Controller Command FE00_0065 FE00_006F unassigned FE00_0070 RTC/APC Index RTC Index (shadow) MOTOROLA...
  • Page 18 Port 92: System Reset FE00_0093 FE00_009F unassigned FE00_00A0 PIC 2 Command FE00_00A1 PIC 2 Command FE00_00A2 FE00_00BF unassigned FE00_00C0 DMA Channel 4 Base/Current Address FE00_00C1 DMA Channel 4 Base/Current Word FE00_00C2 FE00_00C3 unassigned FE00_00C4 DMA Channel 5 Base/Current Address FE00_00C5 unassigned MOTOROLA...
  • Page 19 DMA Controller 2 Master Clear FE00_00DB unassigned FE00_00DC DMA Controller 2 Clear Mask FE00_00DD unassigned FE00_00DE DMA Controller 2 Write All Mask FE00_00DF FE00_00EF unassigned FE00_00F0 Coprocessor Error FE00_00F1 FE00_015B unassigned FE00_015C PnP Index Register FE00_015D PnP Data Register FE00_015E FE00_016F unassigned MOTOROLA...
  • Page 20 FE00_041E DMA Scatter/Gather Channel 6 Status FE00_041F DMA Scatter/Gather Channel 7 Status FE00_0420 FE00_0433 unassigned FE00_0434 FE00_0437 DMA Scatter/Gather Channel 5 Table Pointer FE00_0438 FE00_043B DMA Scatter/Gather Channel 6 Table Pointer FE00_043C FE00_043F DMA Scatter/Gather Channel 7 Table Pointer MOTOROLA...
  • Page 21 1. Requires that the indicated device in the SIO has been enabled through the PnP (Plug-and-Play) enumeration port (PnP Index/Data registers). 2. This register is programmable; shown is the DINK debugger default value. 3. Requires programming SIO chip-select registers to the shown (common) value. MOTOROLA...

  • Page 22: Section 5, "Initializing Sandpoint

    Serial Init uart.c CommInit() Bus speed detection pmc.c GetBusPeriod() IDProcessor() Size memory meminfo.c meminfo(), memcheck() drivers/i2c/i2c1.c Decrementer except2.S EH500S Initialize EPIC and drivers/epic/epic1.c exceptions Starting with DINK release 12.3 and later, a demonstration Sandpoint initialization file “spinit.s” will be available. MOTOROLA...

  • Page 23: Section 6, "Development Issues

    MPMC boards, but this requires desoldering and replacing the flash with a special cable. 6.4 Running Code Under DINK Once the program has been downloaded into memory, it can be execute by entering ‘go 90000’ (or other starting address). DINK will preset all the registers (integer, floating and special-purpose) to the default MOTOROLA...
  • Page 24 Or if you want DINK to do the initialization, just leave the PROGMODE switch ON and DINK will boot normally. To run your code, use the command “go ff000000” (or whatever the correct address may be). To automatically run your code upon reset, enter the command: ENV BOOT=0xFF000000 MOTOROLA...

  • Page 25: Compatibility Issues

    With the use of the MPMC standard for evaluation processor modules, it is relatively easy to swap out the processor card in a Sandpoint with another CPU. This allows evaluating code for a variety of Motorola host and integrated processors, and each PMC card has the ability to change the operating speed to further adjust Sandpoint to resemble the target platform.
  • Page 26 Restart, and the new version of DINK should activate. If an error occurs, DINK will not work and the flash will need to be externally re-programmed on a PROM programmer. If the safety copy was made in step 1 above, just set the ROMLOC switch to boot from the local flash instead of PCI. MOTOROLA...

  • Page 27: Section 7, "Troubleshooting

    If all MPMC LEDs do not activate while DINK, check the activity of the MPMC LEDs and the the Reset button is pressed and held, SP3 LEDs. the MPMC card is not installed or not functioning. Insure card is firmly seated and re-try. MOTOROLA...
  • Page 28 If you can type on the terminal, the handshaking is correct. If power is on, LEDs are active, system is in default Contact Motorola technical support. configuration, and the PCI LED is active continuously, and the connections and handshaking are correct.
  • Page 29 7.1 None of the Above If none of the above help, you may contact the Motorola CPD hotline for assistance. The required procedure is that you must contact your Motorola sales/FAE or distribution channel to forward your help request. Incl ude a detailed description of the problem.

  • Page 30: Section 8, "Faq

    4. Write 1 to GPIO pin 7; read GPIO pin 6. 5. Write 0 to GPIO pin 7; read GPIO pin 6. 6. If read values are “[1, 0]”, then the motherboard is 3; else it is 2. There is no Sandpoint X1 as far as you know. MOTOROLA...

  • Page 31: Appendix A:sandpoint 3 Changes

    Winbond) can be configured for 5V or 3V operation (as a build option). PCI slots are correctly numbered in order. None. Might affect any installation instructions, though if so, they could only get clearer and less confusing. Test clock input enable works. None. MOTOROLA...

  • Page 32: Appendix B: Legacy Interrupt Support

    EPIC device avaiable on Motorola MPMC cards. However, for backward compatibility purposes, SP3 supports the SP 1/2 interrupt scheme. For more details on the interconnections, refer to the SPX2TS (Sandpoint 2 Technical Summary), available on the Motorola Website.

  • Page 33: Appendix C: Reference Documentation

    Appendix C: Reference Documentation Table 24 describes reference documentation which may be useful for understanding the operation of the Sandpoint or an attached MPMC card: Table 24. Reference Documentation Document Number/Reference Sandpoint 3 Technical Summary http://e-www.motorola.com/webapp/sps/site/pro Schematics d_summary.jsp?code=SANDPOINTX3 Errata MPMC Schematics http://e-www.motorola.com/webapp/sps/site/pro Documentation d_summary.jsp?code=SANDPOINTX3...

  • Page 34: Appendix D: Glossary

    Battery-Backed Random Access Memory Integrated Device Electronics -- common disk interface signalling. MPMC Motorola Processor PCI Mezzanine Card -- an superset of the VITA PrPMC specification proposal which adds PCI arbitration. Peripheral Connect Interface PCI Mezzanine Card -- a small form-factor PCI-2.0 compliant daughtercard standard.
  • Page 35 Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Table of Contents